opencl-framework.R3.pdf (3.11 MB)
Download file

An OpenCL software compilation framework targeting an SoC-FPGA VLIW chip multiprocessor

Download (3.11 MB)
journal contribution
posted on 22.06.2016, 15:23 by Samuel J. Parker, Vassilios Chouliaras
Modern systems-on-chip augment their baseline CPU with coprocessors and accelerators to increase overall computational capability and power efficiency, and thus have evolved into heterogeneous multi-core systems. Several languages have been developed to enable this paradigm shift, including CUDA and OpenCL. This paper discusses a unified compilation environment to enable heterogeneous system design through the use of OpenCL and a highly configurable VLIW Chip Multiprocessor architecture known as the LE1. An LLVM compilation framework was researched and a prototype developed to enable the execution of OpenCL applications on a number of hardware configurations of the LE1 CMP. The presented OpenCL framework fully automates the compilation flow and supports work-item coalescing which better maps onto the ILP processor cores of the LE1 architecture. This paper discusses in detail both the software stack and target hardware architecture and evaluates the scalability of the proposed framework by running 12 industry-standard OpenCL benchmarks drawn from the AMD SDK and the Rodinia suites. The benchmarks are executed on 40 LE1 configurations with 10 implemented on an SoC-FPGA and the remaining on a cycle-accurate simulator. Across 12 OpenCL benchmarks results demonstrate near-linear wall-clock performance improvement of 1.8x (using 2 dual-issue cores), up to 5.2x (using 8 dual-issue cores) and on one case, super-linear improvement of 8.4x (FixOffset kernel, 8 dual-issue cores). The number of OpenCL benchmarks evaluated makes this study one of the most complete in the literature.

History

School

  • Mechanical, Electrical and Manufacturing Engineering

Published in

Journal of Systems Architecture

Citation

PARKER, S.J. and CHOULIARAS, V.A., 2016. An OpenCL software compilation framework targeting an SoC-FPGA VLIW chip multiprocessor. Journal of Systems Architecture, 68, pp. 17-37.

Publisher

© Elsevier

Version

AM (Accepted Manuscript)

Publisher statement

This work is made available according to the conditions of the Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International (CC BY-NC-ND 4.0) licence. Full details of this licence are available at: https://creativecommons.org/licenses/by-nc-nd/4.0/

Acceptance date

05/06/2016

Publication date

2016

Notes

This paper was accepted for publication in the journal Journal of Systems Architecture and the definitive published version is available at http://dx.doi.org/10.1016/j.sysarc.2016.06.003

ISSN

1383-7621

Language

en