## This item was submitted to Loughborough University as a PhD thesis by the author and is made available in the Institutional Repository (https://dspace.Iboro.ac.uk/) under the following Creative Commons Licence conditions.

## (c) creative

C O M M O N S D E E D

Attribution-NonCommercial-NoDerivs 2.5

You are free:

- to copy, distribute, display, and perform the work

Under the following conditions:

BY Attribution. You must attribute the work in the manner specified by the author or licensor


Noncommercial. You may not use this work for commercial purposes.

No Derivative Works. You may not alter, transform, or build upon this work

- For any reuse or distribution, you must make clear to others the license terms of this work.
- Any of these conditions can be waived if you get permission from the copyright holder

Your fair use and other rights are in no way affected by the above.

This is a human-readable summary of the Leqal Code (the full license).
Disclaimer $\left.{ }^{[ }\right]$

For the full text of this licence, please go to:
http://creativecommons.org/licenses/by-nc-nd/2.5/


# NON-NUMERICAL PARALLEL ALGORITHMS FOR ASYNCHRONOUS PARALLEL COMPUTER SYSTEMS 

by<br>SALIM GHANEMI, B.Eng, MSC

A Doctoral Thesis<br>Submitted in partial fulfilment of the requirements for the Award of Doctor of Philosophy of the Loughborough University of Technology

Sept. 1987

Supervisor: Professor David Jones Evans, PhD, DSc Department of Computer Studies

## DECTARATION

I declare that this thesis is a record of research work carried out by me, and that the thesis is of my own composition. I also certify that neither this thesis nor the original work contained therein has been submitted to this University or any other institution for a higher degree.

## ACXNOWLEDGEMENTS

The author wishes to express his sincere thanks to Professor D J Evans for his guidance, suggestions and advice during the past three years of study and preparation of this thesis.

The author also acknowledges the Algerian Ministry of Higher Education (MES) for their financial support.

Thanks also to my parents for giving me the incentive to start and complete my research.

Finally, thanks to Mr R P Stallard for his help in maintaining the parallel systems operational.

## ABSTRACT

The work in this thesis covers mainly the design and analysis of many important Non-Numerical Parallel Algorithms that run on MIMD type parallel computer systems (PCS), in particular the NEPTUNE and the SEQUENT BALANCE 8000 PCS available at Loughorough University of Technology.

Initially, different types of existing PCS including data-flow computers and VLSI technology are described from both the hardware and software points of view. Some basic ideas of efficiently programming such computers are also presented. Also the main characteristics of both available systems, the Neptune and the Balance 8000, are outlined with the principles of synchronisation, the resource demands and the overheads of the parallel control structures. Such information is frequently measured in the performance analysis of the algorithms presented in this thesis in order to exploit the potentiality of the available systems and PCS in general.

In this study, some computer search problems with or without broadcasting are investigated. For example, the search of ordered and unordered files by key comparison are studied where the number of processes are greater or equal to the number of available processors. Binary and jump searching algorithms are also studied. The design, implementation and comparison of the parallel pattern and string matching algorithms are also included. Parallel sorting algorithms are studied and compared with two newly developed parallel partitioned sorting algorithms which show a higher performance rating than the parallel Quicksort algorithm.

The problem of pattern matching has been selected for the design of soft-systolic algorithms. Several versions of the pattern matcher are implemented using new design ideas which are projected to be materialised in the near future.

My Wife and Love Rabia,
for her constant support during
the course of this work

## CONTENIS

Page No
Declaration ..... i
Acknowledgements ..... ii
Abstract ..... iii
CHAPTER 1: MOTIVATIONS AND EXPLOITATIONS OF VARIOUS FORMS OF PARALLELISM ..... 1
1.1 Introduction ..... 1
1.2 Main Motivations ..... 6
1.3 Design Classifications ..... 8
1.3.1 Flynn's high-speed parallel computers classification ..... 8
1.3.2 Shore's classification ..... 16
1.3.3 Other classification approaches ..... 19
1.4 Pipelined Computers ..... 21
1.4.1 The pipelined principle and perfor- mance characteristics ..... 24
1.4.2 Vector processing ..... 33
1.4.3 Irplemented pipelined computers ..... 35
1.5 Data-Flow Machines ..... 45
CHAPTER 2: CURRENT MULTIPLE PROCESSOR SYSTEM ARCHITEC- TURES ..... 51
2.1 Introduction ..... 51
2.2 The Genealogy of the SIMD Computers ..... 52
2.2.1 The utilisation and applications of the SIMD system ..... 53
2.2.2 Associative processors ..... 56
2.2.2.1 Associative memory organisa- tion ..... 58
2.2.2.2 The taxonomy of associative processors ..... 61

1) Fully-parallel ..... 61
ii) Bit-serial ..... 64
iii) Word-serial ..... 67
iv) Block-oriented ..... 69
2.2.3 Array processors ..... 71
2.2.3.1 Interleaved parallel memories ..... 74
2.2.3.2 The interconnection networks ..... 76
2.2.3.3 Implemented array processor computers ..... 79
2.3 MIMD Multiprocessor Computers ..... 86
2.3.1 MIMD hardware organisation ..... 87
2.3.2 operating system organisation ..... 94
2.3.3 Implemented MIMD multiprocessor systems ..... 97
2.3.3.1 The INTERDATA DUAL processor ..... 98
2.3.3.2 The NEPIUNE parallel computer ..... 101
2.3.3.3 The SEQUENT BALANCE 8000 system ..... 107
CHAPTER 3: PROGRAMMING TOOLS AND PERFORMANCE ANALYSIS OF PARALLEL ALGORITHMS ..... 113
3.1 Parallel Detection ..... 113
3.1.1 Inplicit parallelism ..... 116
3.1.2 Explicit parallelism ..... 120
3.2 Parallel Programming Supports of the Loughborough MIMD Systems ..... 129
3.2.1 The user-interface to the Neptune system ..... 141
3.2.2 Parallel control scheme in the Neptune system ..... 147
3.3 Performance Characteristics Measurements of Parallel Algorithms ..... 155
3.4 General Parallel Program Structuring Concepts ..... 166
CHAPTER 4: PARALLEL SEARCHING ALGORITHMS ..... 188
4.1 Introduction ..... 188
4.2 An MIMD Implementation of the Sequential Search Algorithm ..... 189
4.2.1 Parallel sequential search without broadcasting ..... 198
4.2.2 Parallel sequential search with broadcasting ..... 201
i) Analysis of Version 1.0 ..... 202
ii) Analysis of Version 2.0 ..... 210
4.3 A Parallel Implementation of the Binary Search ..... 213
4.3.1 Parallel binary search versions 1.0 and 2.0 ..... 218
4.3.2 Parallel binary search version 3.0 ..... 224
4.4 Parallel Jump Search Algorithms ..... 228
4.4.1 Implementation and analysis ..... 231
4.4.2 Experimental results ..... 234
4.5 Conclusion ..... 243
CHAPTER 5: PARALLEL STRING MATCHING ALGORITHMS ..... 245
5.1 Introduction ..... 245
5.2 History ..... 247
5.3 Design, Analysis and Implementation ..... 250
5.3.1 Parallel Brute Force algorithm ..... 255
5.3.2 Parallel Knuth-Morris-Pratt algorithm (PKMP) ..... 258
5.3.3 Parallel Karp-Rabin algorithm (PKR) ..... 260
5.3.4 Parallel Boyer-Moore algorithm (PBM) ..... 261
5.4 Conclusions ..... 265
CHAPTER 6: PARALLEL SORTING ALGORITHMS ..... 267
6.1 Introduction ..... 267
6.2 Performance Analysis when $M=P$ ..... 271
6.2.1 Description of the sequential QUICKSORT algorithm ..... 271
6.2.2 Parallel QUICKSORT algorithm ( PQ ) ..... 274
6.2.3 Parallel QUICKSORT-MERGE (PGM) ..... 283
6.2.4 Parallel Partitioned Sorting algo- rithms (PPS) ..... 287
6.3 Performance Analysis when $M>P$ ..... 293
6.3.1 Parallel QUICKSORT algorithm (PAQ) ..... 294
6.3.2 Parallel QUICKSORT-MERGE algorithm ( P CM ) ..... 300
6.3.3 Parallel Partitioned Sorting algo- rithms (PPS) ..... 306
6.4 Conclusions ..... 308
CHAPTER 7: A VLSI SOFT-SYSTOLIC IMPLEMENTATION OF A STRING MATCHER AND ITS VARIANTS ..... 310
7.1 Introduction to the VLSI Technology Paradigm ..... 310
7.2 Fundamental Architecture Concepts inDesigning Special-Purpose VLSI ComputingStructures314
7.2.1 Systolic arrays ..... 317
7.2.2 Wavefront arrays ..... 322
7.3 VLSI-Oriented Architecture ..... 325
7.3.1 The WARP architecture ..... 325
7.3.2 The CHiP architecture ..... 328
7.3.3 The INMOS transputer and OOCAM ..... 331
7.3.4 Simulation of systolic arrays ..... 334
7.4 Systolic Algorithms, Constraints and Classifications ..... 339
7.5 Systolisation of the Pattem Matching Problem and its Variants ..... 342
7.5.1 Hard-systolic designs ..... 344
7.5.2 Soft-systolic designs ..... 348
i) Soft-systolic designs with broad- casting ..... 349
ii) Soft-systolic designs when results are fanned-in ..... 354
7.5.3 Conclusion ..... 356
CHAPTER 8: CONCLUSIONS AND SUGGESTIONS FOR FURTHER WORK ..... 359
REFERENCES ..... 368
APPENDICES:
Appendix A: Selected Parallel Programs ..... 387
Appendix B: Summary of the OCCAM Language ..... 435
Appendix C: Loughborough OCCAM Compiler Version 5.0 Documentation ..... 444
Appendix D: Selected Systolic Programs ..... 453

## Chapter 1

## MOTIVATIONS AND EXPLOITATIONS OF VARIOUS FORMS OF PARALLELISM

### 1.1 INIRODUCTION

Of all the previously witnessed scientific and technological revolutions that have greatly affected our lives in all its aspects, the computer or the information revolution, has had the most tremendous impact on both technology and our society. This fast developing revolution which has just recently started to migrate towards a new era, the knowledge revolution, by giving birth to the Fifth Generation of Super Computers (FGSC) has in fact changed our lifestyles, our educational programmes and most of all many of our professional careers. Similarly to the engine, a key element in the industrial revolution, the computer's innovation was motivated by the need to develop some device that could take over the repetitive mental work from the human mind. Thus, if the engine could be considered as the "muscle" then the microprocessor is, by all means, the "brain" for this era.

Amongst the huge numbers of computer applications which range from the simple personal computer games to the weather forecasting calculation and satellite transmission programs, there are many that require the use of large amounts of computational time. In an attempt to meet the challenging problem of providing fast and economical computation, the large-scale parallel computers were developed. In fact, until recently computational speed was derived only from the development of faster electronic devices.

The earliest computers built in the late 1950s used relatively slow devices such as vacuum tubes and their central memories were magnetic drums. As electronic technology advanced the demand for faster components was appreciated and therefore these were replaced by transistors and magnetic cores. In the late 1960s, Integrated

Circuits (ICs) were used in computer design and were followed by Large Scale Integrated (LSI) techniques. the Very Large-Scale Integrated circuits (VLSI), developed five years ago, are currently being used in the design of very high speed special and general purpose computer systems. The topic of VLSI systems is covered in Chapter 7 by outlining the main design methodologies. Examples of the design of a pattern matcher system are also included.

Until five years ago, the current state of electronic technology was such that all factors affecting computational speed were almost minimised and any further computational speed increase could only be achieved through both increased switiching speed and increased circuit density. Due to the basic physical laws, the intended breakthrough seemed unlikely to be achieved mainly because we are fast approaching the limits of optical resolution. Hence, even if switching times are almost instantaneous, distances between any two points may not be small enough to minimise the propagation delays and thus improve computational speed. Therefore, the achievement of even faster computers is conditioned by the use of new approaches that do not depend on breakthroughs in device technology but rather on imaginative applications of the skills of computer architecture.

Obviously, one approach to increasing speed is through parallelism. The ideal objective is to create a system containing p processors, connected in some cooperating fashion, so that it is $p$ times faster than a computer with a single processor. These parallel computer systems or multiprocessors as they are commonly known, not only increase the potential processing speed, but they also increase the overall throughput, flexibility, reliability and provide for the tolerance of processor failures. Unfortunately, the overheads associated with controlling and coordinating the effort of the $p$
processors often prevents the ideal speed and reliability improvements from occurring. Many of these overheads will be clearly described later in the thesis.

Parallelism, the notion of the parallel way of thinking was conceived long before the emergence of truly parallel computers. It is thought that the earliest reference to parallelism is in $\mathrm{L} F$ Manebrea's publication", entitled "Sketch of the analytical engine" invented by C Babbage. There, reporting on the utility of the conceived machine, he wrote: "Likewise, when a long series of identical computations is to be performed, the machine can be brought into play so as to give several results at the same time, which will greatly abridge the whole amount of the process".

As we are moving towards fifth-generation-type systems, it is now possible to define the first four generations of computers which have been characterised in various ways but most commonly in terms of the technology of their handware.

The first generation of computers (e.g. machines such as EDSAC ${ }^{2}$ and Colossos ${ }^{3}$ were built out of thermionic valves with gate delay times of approximately 1 us ( 1 microsec). Systems were cumbersome,

1. Following Babbage's lecture in Turin, describing his "difference engine" a young Italian engineer wrote a detailed account of the machine in French ( published in October 1842). Ada, Lady Lovelace translated the paper into English.
2. In 1947, $M$ Wilkes et al, from Cambridge, began the construction of the electronic Delay Storage Automatic Computer (EDSAC) and in May 1949 the system was operational.
3. In 1943, Colossos, the first electronic computer, went into operation in Britain to decipher the messages produced by Enigma, a German code generator.
unreliable and needed ancillary cooling equipment to deal with the heat generated. Various software innovations (e.g. the operating system in EDSAC) were introduced during this phase.

Following the pioneering work (late 1940s) of Whockley, J Bardeen and W Brattain at the Bell Laboratories in the US, the use of the germanium transistor, around 1960 with propagation delay times of approximately $.3 \mu \mathrm{~s}$, gave rise to the second generation of computers, such as the IBM 1401 and NCR 304.

The third generation of computers (e.g. IBM S/360 and ICL 1900) which were introduced around 1965, were built out of Integrated circuits (ICs): transistors, resistons, capacitons and diodes were fabricated in a $10 \mu \mathrm{~m}$ thick surface layer on a silicon wafer. The components were then connected by a metal layer evaporated onto the silicon, subsequent etching producing the required interconnections. These systems featured a propagation delay of 10 ns (nano-secs), and later, around 1975, of slightly less than 1 ns. By now, high-level programming langauges (e.g. COBOL and Fortran) and sophisticated operating systems (e.g. IBM OS and ICL George 3) were well established.

The fourth-generation computers (e.g. IBM 3081 and Fujitsu M380) are characterised by enhanced levels of circuit integration through VLSI techniques. Various software and architectural innovations have been introduced, as well as new scientific terms came into use during this phase, such as on-line, real-time, multiprogramming, multiprocessing and asynchronous programming etc.

All these various new conceived multiple processor architectures whose aim is to increase the processing rate of a computer can be
characterised in four different categories: associative, parallel, pipelined and multiprocessors.

Hockney and Jesshope [Hockney 1981] summarised the principal ways of introducing parallelism at the hardware level of the various computer architectures as:

1. The application of pipelining - assembly lines - techniques in order to improve the performance of the arithmetic or control units. A process is decomposed into a certain number of elementary subprocesses each of which being capable of executing on dedicated autonomous units;
2. The provision of several independent units, operating in parallel, to perform some basic fundamental functions such as logic, addition or multiplications;
3. The provision of an array of processing elements performing simultaneously the same instruction on a set of different data where the data is stored in the processing element private memories;
4. The provision of several independent processors, working in a cooperative manner towards the solution of a single task by comminicating via a shared or comman memory, each one of them being a complete computer, obeying its own stored instructions.

The following sections will cover a wide selection of the principal significant parallél computer architectures, which differ sufficiently from each other, the pipeline, SIMD, MIMD, data-flow and VLSI systems, to illustrate alternative hardware and software
approaches. Specifically for the multiprocessor class, the Neptune and Balance 8000, at Loughborough University of Technology, are described in more detail, due to the fact that they were used extensively during the development of this present research.

### 1.2 MAIN MOTIVATIONS

During the last decade, the multiple processor approach has tailored a set of long sought after motivating goals in order to satisfactorily meet many of the challenging system design requirements. In reviewing some aspects of the parallel processing systems, one finds that while the hardware is improving at a fast rate, the software tools to take advantage of the provided benefits are only slowly forthcoming; a fact that affects the design motivations mentioned below.

Since the early developed multiple processing systems, the system characteristics that have motivated the continued development in this field have not changed much. The most significant of these are increased throughput, improved flexibility and reliability. Since None of these goals is numerically specified (i.e. they are all qualitative goals), it is not surprising that the design of the future "supercomputers" will also be motivated by the same objectives as today's parallel computers. However, the improvements of some or all of these specifications must ultimately result in an improved overall system performance, usually measured on the basis of cost effectiveness.

The system throughput can be used to mean several different characteristics such as the potential number of bits processed per time-unit, the number of memory transfers per time unit or the
maximal number of programs that can be handled at the same time. However, it is usually used nowadays to describe the low-turnaround of a program in a multiprocessing environment. The multiple processor approach is a cost-effective solution to the achievement of most of these goals. The use of several cooperating processing units can considerably increase the system throughput which could not be matched by a uniprocessor system with enhanced logic cincuitry.

Literally, flexibility means the ease in changing the system configuration to suit new conditions and the use of more than one processor has greatly increased the system potential flexibility since it offers the ability to expand the memory space, the number of processing units and even the software facilities in order to meet the new demands. This flexibility may also be used to justify the increased reliability of the system.

Broadly speaking, the rellability is related to two different system aspects required by different applications. The first one is the system availability which is defined by the requirement that the system should remain available even in the case of a malfunctioning unit. An example of this is the computer controlled telephone switching board. The system integrity is the second one and it is defined by the requirement that the information contained within should be "protected" against any defection or corruption (e.g. in a banking system).

Concluding, since all the system characteristics that have motivated the development of the parallel processor computers are not described quantitatively, any new major system concept has been claimed by its proponents as the ultimate solution to achieving
these motivating goals. In fact, the same motives were behind the follow-up to the parallel processing systems, the VLSI architectures.

### 1.3 DESIGN CLASSIFICATIONS

As a result of the introduction of various forms of parallelism which has proved to be an effective approach for increasing computational speed, several competitive computer architectures were constructed but there was little evidence as to which design was superior, nor was there sufficient knowledge on which to make a careful evaluation. Researchers helped the study of high-speed parallel computers by attempting to classify all the proposed computer architectures, or at least those which have been already well established. A brief presentation of the concepts of the architectural taxonomy given by different researchers, especially by the two pioneers, Flynn [Flynn, 1966] and Shore [Shore, 1973], follows below. Although these classifications are not strict and complete since several classes could include the same computer (e.g. ICL DAP fits equally well into several different classified groups) or a computer could belong to any of them (e.g. pipelined computers), they have been widely mentioned and their corresponding terminology has greatly contributed to the formation of the computer science termimology.

### 1.3.1 FLYNN'S HIGH-SPEED PARALLEL OMMPUTERS CLASSIFICATION

Based on the dependent relation between instructions that are propogated by the computer and the data being processed, Flynn explored theoretically some of the organisational possibilities for large scientific computing machinery before attempting to classify
them into four broad classes. We shall briefly review his theoretical concepts leading to the actual grouping of the highspeed parallel computers.

For convenience, he defined the instruction stream as a sequence of instructions to be processed by the computer and the data stream as a set of operands, including input and partial or temporary results. Also two additional useful concepts were adopted, bandwidth and latency. By bandwidth he expressed the time-rate of occurrences, and latency is used to express the total time between execution of response of a computing process on a particular data unit.

Particularly for the former notion, computational or execution bandwidth is the number of instructions processed per second and storage bandwidth is the retrieval rate of the data and instruction from the store (i.e. memory words per second).

By using the two former definitions, Flymn categorized the almost theoretically defined computer organisations depending on the multiplicity of the hardware provided to service the Instruction and Data streams. The word "multiplicity", which was intentionally used to avoid the ubiquitous and ambiguous term "parallelism", refens to the maximum number of simultaneous instructions or data in the same phase of execution at the most constrained component of the, organisation.

Flynn observed that as a consequence of the above definitions four classes emerged naturally, being characterized from the multiplicity or not of the Instruction and Data Streams:
i) Single Instruction stream - Single Data stream (SISD)
ii) Single Instruction stream - Multiple Data stream (SIMD)
ii1) Multiple Instruction stream - Single Data stream (MISD)
iv) Multiple Instruction stream - Multiple Data stream (MIMD)

The SISD computer [e.g. most of the general purpose machines such as IBM STRETCH, DEC PDP-11 (serial or unpipelined) and CDC 6600 series, IBM 360/90 series (pipelined)], is nothing more than the ordinary serial computer (the Von-Neumann type computer). Even though, the CDC 6600 and IBM 360/90 series achieve their power by overlapping various sequential decision processes which make up the execution of the instruction (Confluent SISD), there still remains an essential constraint of this type of organisation, namely the decoding of one instruction per unit time. In Figures 1.1 and 1.2 we see a SISD organisation, and the concurrency and instruction processing respectively.

The SIMD type structure, proposed by Unger [Unger 1958], Slotnick [Slotnick 1962] is created by replicating the data stream on which the single instruction stream acts simultaneously thus theoretically increasing the throughput by a factor almost equal to the number of data streams. Several factors, such as data conflict and data communication problems tend to degrade the expected performance. SOLOMON and ILLIAC IV are two examples of such a computer.

The third, MISD type class of parallel computers, the organisation of which is outlined in Figure 1.3, is by all means the least realistic one compared to the others since no examples of any well established organisation have yet been proposed. In this class, a forwarding procedure of data flowing through the Execution Units was forced. Thus, the data stream presented to Execution Unit 2 is the resultant of Execution Unit 1 operating its instruction on the


FIGURE 1.1: FLYNN'S SISD COMPUIER ORGANISATION
source data stream. The instruction performed on any Execution Unit can be one of the three following types: fixed, semi-fixed or variable. It may be flexible such that the interconnection of units must be flexible, semi-fixed such that the function of any unit is fixed for one pass of the data or variable meaning that the execution of a stream of instructions can take place at any point on the single data stream. Consequently this arrangement suggests that only the first processing component faces the source data stream whereas the remaining units are processing derivations of the data from previous components.


FIGURE 1.2: CONCURRENCY AND INSTRUCTION PROCESSING


FIGURE 1.3: A MISD ORGANISATION

By combining parallelism in both the instruction and data streams a MIMD type of structure is thus obtained. This computer possesses N independent executing units (processors), each of which is a complete computer on its own (has arithmetic and logic capabilities and local data storage), with processors connected together to provide means for cooperation during a computation phase.

Most serial main frames could be classified as MIMD computers since they include many data channels, such as Direct Memory Access (DMA) which are, in a sense, independent processors. Thus a computer with one or two data channels is indeed a MIMD parallel computer, but the MIMD is commonly accepted to refer to large computers with possibly several identical processors such as Cmmp [Wulf 1972], CM* [Swan 1977]. Of particular interest, the NEPTUNE and BALANCE 8000 parallel computer systems are examples of this class.

Resuming, Flynn classified computer systems into four broad classes (see Figure 1.4) depending on the multiplicity or not of the instruction stream and data stream. Due to the fact that the actual architectural details of the machines were not taken into account, his taxonomy was somehow obscure since one finds that there is no apparent distinctive differences between classes (MIMD class exempted). Consequently, pipelined and array processor computers are considered similar, although they are two completely different architectures.

Also, the meaning of the data streams, as used by Flynn, has caused many ambiguities due to the fact it does not make a distinctive difference between a single stream of vectorised data and a multiple scalar stream.


FIGURE 1.4: FLYNN'S COMPUTER ORGANISATION CLASSES
(a) SISD; (b) SIMD; (c) MISD, and (d) MIMD where $C U, P U$ and $M U$ refer to Control, Processing and Memory Units respectively

Consequently, in the following sections, the SIMD and pipelined computers are considered to be two distinct classes along with the multiprocessor category.

### 1.3.2 SHORE'S CLASSIFICATION

Classification of parallel computer systems based on their constituent hardware components was observed by Shore [Shore 1973]. Accordingly, all current existing computer architectures were categorised into six different classes which are schematically shown in Figure 1.5.

The first machine (I), [e.g. CDC 7600, a pipelined scalar computer, CRAY 1, a pipelined vector computer] which is the conventional serial Von Neumann-type organisation, consists of an Instruction Memory (IM), a single Control Unit (CU), a Processing Unit (PU), and a Data Memory (DM), The main source of power increase comes from the processing unit which may consist of several functional units, pipelined or not and all bits of a single word are read in onder to be processed simultaneously (Horizontal PU).

A second alternative machine (II) is obtained from the first one by simply changing the way data is read from the Data Memory. Instead of reading all bits of a single word as (I) does, machine (II) reads a bit from every word in the memory i.e. bit serially, but word processing is parallel. In other words, if the memory area is considered as a two dimensional array of bits, with each word occupying an individual row, then machine (I) reads horizontal slices whereas machine (II) reads vertical slices.
(I)

(III)

(v)

figure 1.5: the configuration of the six machine classes

A combination of the two above machines yields machine III. This means that machine (III) has two processing units, a horizontal and a vertical one and is capable of processing data in either of the two directions. The ICM DAP could have been a favourable candidate for this class if only it had separate processing units to offer this capability. An example of this organisation is the Sanders Associates OMEN 60 series of computers [Higbie 1972].

Machine (IV) consists of a single control unit and many independent processing elements, each of which has a processing unit and a data memory. Communication between these components is restricted to take place only through the control unit. A good example of this machine is the PEPE system.

If, however, additional limited communication is allowed to take place among the processor elements in a nearest-neighbouring fashion, then machine V is conceived. Thus, communication paths between the linearly connected processors offer for any processor in the array the possibility to access data from its immediate neighbour memories, as well as its own. An example of this machine type is the ILLIAC IV, which provides a short cut communication every eight processing elements.

The Logic-In-Memory Array (LIMA) is Shore's last class of computer organisation. The main difference in machine (VI) and the previous one is that the processing unit and the data memory are no longer two individual hardware components, but instead they are constructed on the same IC board. Examples range from simple associative memories to complex associative processors.

It is observed that, generally speaking, Shore's classification, compared with Flynn's, does not offer anything new, but only a subcategorisation of the obscure SIMD class given by Flynn, except for machine (I) which is an SISD-type computer. Again, as with Flynn's categorisation, pipelined computers do not belong to a well specified class, that represents their hardware characteristics, but on the contrary they are mixed up with unpipelined scalar computers.

### 1.3.3 OIHER CLASSIFICATION APPROACHES

This paragraph gives a brief note on some other classification approaches of less significant importance compared to the former two and which are based mainly on the concept of parallelism.

One of the taxonomies, based on the amount of parallelism involved in the control unit, data streams and instruction units was suggested by Hobbs et al [Hobbs 1970] in 1970. They distinguished parallel computers into multiprocessors, associative processors, array processors and functional processors.

Another classification, due to Murtha and Beadles [Murtha 1964] was based upon the parallelism properties. An attempt to underline the main significant differences between the multiprocessors and Highly Parallel organisations was appreciated. Three main classes for parallel processor systems were identified and they are generalpurpose network computers, special-purpose network computers characterised by global parallelism and finally non-global, semiindependent network computers with local parallelism.

Furthermore, all these classes, but the last one, were further subcategorised into two subclasses each. Whereas the first class,
the general-purpose one, was subdivided into the general-purpose network computers subclass with centralized common control and the general-purpose network computers subclass, with many identical procesors, each of which being capable of, independently from the others, executing instructions from its own local storage, the second class identified the Pattern processors and associative processors subclasses.

Using a structural chemistry-like notation ${ }^{1}$, based on a shorthand indicating the number of instructions, execution and memory units, and the way they are interconnected and controlled, Hockney and Jesshope [Hockney 1981] formulated a taxonomy scheme for both serial and parallel computers. The main subdivisions are shown in Figures 1.6 and 1.7 together with a well-known example in each class. Their taxonomy was more detailed than that of Flynn or Shore and took implicit account of pipelined structures. Therefore, the Multiple Instruction class was not considered for further categorisation as with the pipelined and array processor computers. Nevertheless, this scheme if coupled with that of Flynn could well be suited for a general classification of parallel computers.

[^0]

FIGURE 1.6: STRUCTURAL CLASSIFICATION OF COMPUTERS

### 1.4 PIPELINED COMPUTERS

The pipeline or vector notion, generally included in the parallelism notion, has been widely exploited since the 1960s when the need for faster and more cost-effective computer systems became critical.


FIGURE 1.7: PARALLEL COMPUTERS BASED ON FUNCTIONAL PARALLELISM

Pipelining, a novel architectural design approach, is one form or technique of embedding parallelism or concurrency in a computer system. Although, essentially sequential, this type of computer helps to match the speeds of various subsystems without duplicating the cost of the entire system involved. It also improves system availability and reliability by providing several copies of dedicated subsystems.

In principle, the pipeline is closely related to an industrial assembly line. As in the assembly line, precedence is automatically observed, but it takes time to fill the pipeline before full efficiency per cycle is reached and time to drain the pipeline completely as the last trailing results are collected.

Figure 1.7 depicts the sequential and vector processing taxonomy derived from pipeline computers together with examples of some well known and commercially available computer systems. Although the pipelined computer architectures present somewhat different organisational characteristics when compared to SIMD and MIMD computer architectures, they are of significant interest because of the close connection between algorithms best suited for SIMD and those which achieve great performance on a pipelined computer system.

Machines such as the Texas Instruments Advanced Scientific Computer TI ASC [Watson 1972], CRAY-1 [Cray 1975] and the Control Data Corporation CDC STAR-100 [Hintz 1972] have distinct pipeline processing capabilities, either in the form of internally pipelined instruction and arithmetic units or in the form of pipelined special-purpose functional units. Ramamoorthy and Li [Ramamoorthy

1977] presented many of the theoretical considerations behind the pipeline notion and surveyed various pipelined computers that operate in either sequential or vector pipelined mode whose tradeoff was studied. Also a top-down, level-by-level characterisation of pipeline applications in computers and the associated configuration control were explained in this reference.

The earliest use of overlapped modes of operation between the Central Processing Unit (CPU) and the Input/Output unit (I/O), namely an asynchronous input/output operation, can be found in the UNIVAC I, developed in 1951. This asynchronous Input/Output processing avoids having the processing unit waiting for the completion of I/O tasks and this improves the throughput. Within the processor, there can be an overlap between the Instruction Preparation or Processing (IP) and the Execution unit (E). The instruction preparation can be further subdivided into Instruction Fetch (IF), Instruction Decode (ID) and Operand Fetch (OF).

### 1.4.1 THE PIPELINE PRINCIPLE AND PERFORMANCE CHARACTERISTICS

Pipelined computers achieve an increase in computational speed by decomposing every process into several sub-processes which can be executed by special autonomous and concurrently operating hardware units. Furthermore pipelining can be introduced at more than one level in the design of computers. Ramamoorthy distinguished two pipeline levels, the system level for the pipelining of the processing unit and the subsystem level for the arithmetic pipelining. Particularly Handler [Handler 1982] introduced a third level and distingished them under the names: macro-pipelining for the program level, instruction pipelining for the instruction level and the arithmetic pipelining for the word level. Others
distinguished the instruction pipelining, depending an the control structure in the system, to strict and relax pipelining. The flowing of the tasks through a strict pipeline is very rigid (must be smooth and ordered), whereas it is less restrictive in a relax pipelining (some turbulences in the data may occur from time to time) e.g. latter operations can move ahead of earlier ones.

In addition to the hierarchical levels of pipelining, a pipe can be further distinguihsed by its design configurations and control strategies into two forms; it can be either a static or dynamic pipe. Sometimes a pipelined structure is dedicated to a single function, e.g. a pipelined adder or multiplier. In this case it is termed unifunctional pipe with static configuration. On the other hand, a pipelined module can serve several different functions. Such a pipe is called a multifunctional pipe which can be static or dynamic depending on the number of active configurations (interconnections). If only one configuration is active at any one time, then the pipe is said to be static. Thus any overlapping of operations has to involve the same configuration. However, in a dynamic multifunctional pipe, more than one configuration can be active at any one time, thus permitting a synchronous overlapping on different interconnections.

The simplified model of a general pipelined computer is shown in Figure 1.8 where the processor unit is segmented into M modules, each of which performs its part of the processing and the result appears at the end of the Mth segment.

The pipelined concurrency, a main characteristic of the simplest pipelining, is exemplified by the process of executing instructions. In Figure 1.9, we considered four modules: Instruction Fetch (IF),


FIGURE 1.8: A PIPELINED PROCESSOR SYSTEM

Instruction Decode (ID), Operand Fetch (OF) and Execution (E), obtained when segmenting the process of processing instructions. Consequently, if the process is decomposed into four subprocesses and executed on the four-moctule pipelined system as defined above, then four successive instructions may execute in parallel and independently of each other but at different execution stages: the first instruction is in the execution phase, the second one is in the operand fetching stage, the third is in the instruction deooding phase and lastly, the fourth instruction is in the fetching stage. The overlapping procedure among these individual modules is depicted in Figure 1.10.

However the expected full-potential computation speed increase is not always achieved mainly due to some design and operational problems. These are buffering, busing structure, branching and interrupt handling. A brief discussion of these major design constituents along with the pipelining of the arithmetic functions is included. Their importance and effects which can actually decide the efficiency and performance of the resulting design are also outlined.

Buffering, an essential process to ensure a continuous smooth flow of data through the pipeline segments in the case where variable speed occurs, is virtually a process of storing the results of a segment temporarily before sending them to the next segment. Similar to an industrial assembly line, a segment may occasionally be slowed down for one of many reasons which could prevent the continuous input to the next station. To remedy this problem, a sufficient storage space or buffer is included between this segment and its predecessor, the latter can continue its operation on other results and transfer them to the provided buffer until it is full.

figure 1.9: the modules of a pipelined processor


IF, ID, OF, E Pipelining
FIGURE 1.10: SPACE-TIME DIAGRAM


FIGURE 1.11: MODULES OF AN ARITHMETIC PIPELINED PROCESSOR

When the slowing down segment resumes normal service, it clears out its buffer, perhaps at a faster speed. Consequently buffering may be needed before and after a segment with variable processing time. The inclusion of buffering between segments in a pipelined structure makes the system perform at a relatively constant rate rather than at the speed of the slowest component. However full-speed is not always expected to be achieved since buffers have to be stabilized prior to any transfer activity.

In addition to the architectural features of the pipelined processor, the busing structure is equally important in deciding the efficiency of an algorithm to be executed on such a system. Pipelining, in essence, refers to the concurrent processing of independent instructions though they may be in different stages of execution due to overlapping. In real life, often, pipelined computers have to deal with dependent or intermixed instructions. With dependent tasks, their input and traversal through the pipe have to be paused before the dependency is tackled. The internal busing structure serves this purpose by routing the results to the requesting segments efficiently, thus reducing the adverse effect of instruction dependency, but still leaving a great burden on the programmer. However, in the case of intermixed instructions, more concurrent processing can take place since the resulting of dependency is hidden behind the processing of independent tasks.

Another damaging factor to the pipeline performance, even more than the instruction dependency is branching. The encounter of a conditional branch not only delays further executions but affects the performance of the entire pipe since the exact sequence of instructions to be followed is hard to foretell until the deciding result becomes available at the output. To alleviate the effects of
branching, several techniques have been employed to provide mechanisms through which processing can resume safely even if an incorrect branch occurs which may create a discontimuous supply of instructions.

A similar degrading effect to the conditional branching is caused by interrupts which disrupt the continuity of the instruction stream through the pipeline. Interrupts must be serviced before any action can be applied to the next instruction. In the case that the cost of a recovery mechanism for processing to proceed afterwards when an unpredictable interrupt occurs (while instruction $i$ is the next one to enter the pipe), is not exceedingly substantial, sufficient information is saved for the eventual recovery. Otherwise these two instructions, the interrupt instruction and instruction $i$, have to be executed sequentially which is, in fact, not aimed at by the pipelining principle. An example of an interrupt recovery system is present in the STAR-100 processor in the form of special interrupt counters capable of holding important information such as addresses, delimiters, field lengths. These are necessary for the eventual recovery of vector-type instructions after an unpredictable interrupt has occurred. However, in a more general-purpose pipelined computer system the instruction recovery imposes a costly and complex problem. Also, different types of interrupt, depending on what they are associated with, can be distinguished. For example, in the IBM 360/91 two types of interrupts are used, namely, the precise interrupt, assoclated with an instruction (like an illegal instruction code) and the imprecise interrupt resulting from the storage, address and execution functions. The former type of interrupt occurs at the decoding stage whereas the second one might occur during other execution phases. In both cases, the next instruction to enter the decoding phase (let's say) instruction i,
is halted and all instructions present in the pipe (i.e. interrupted instructions) are allowed to complete execution before the processing unit is switched to service the interrupt.

Finally, one of the most beneficial applications of overlapped processing in order to increase the total throughput has been the execution of arithmetic functions. Specially, the advantages of pipelining are greatly enhanced when floating point operations are being considered since they represent quite a lengthy process. Again, until all modules in the pipe are excessively used, full speed is not obtained. For example, the TI ASC arithmetic pipelined processor is made up of height modules, as shown in Figure 1.11.

Concluding, in order to determine whether a particular pipelined computer is efficient or not in terms of throughput, the following evaluation of the basic timings are performed. Suppose that in an idealistic situation, all sub-processes are designed to complete in time r. In the case of a p-pipelined processor (containing $p$ modules), then a process of at most $p$ sub-processes requires p. $\tau$ time units to complete and a succession of $k$ such processes if overlapping is considered would be executed in p.t $+(k-1) \tau$. The first result is output after p. $x$ time units, time necessary to fill the pipe, and the $k-1$ remaining results are obtained at the rate of one result every unit time. If we define $t$ as the time to complete a process in a sequential computer, then to achieve a faster execution time of the $k$ consecutive processes we require

$$
(k-1) \tau+p . \tau<k t
$$

$$
k>(p-1) \frac{\tau}{t-\tau}
$$

A fundamental conclusion to be drawn from the above inequality expresses the condition which, if satisfied, leads to a theoretical high throughput rate, namely the number of processes has to be long relatively to the number of modules in the pipe. In real applications, the throughput rate is also determined by its slowest segment or bottleneck. Techniques such as the subdivision of the bottleneck element or the multiplicity of this facility to perform in parallel (see Figures 1.12(a), (b) and (c)), are very useful in rectucing the effect of bottlenecks. However, the latter technique is less appealing than the former since it also introduces more complex problems, namely the distribution and synchronisation of the tasks in the parallel portion of the pipeline.

## FIGURE 1.12(a): THE BOTTLENECK IS IN MODULE 2



### 1.4.2 VECTOR PROCESSING

Ideally, the throughput of a pipelined computer is maximised when a continuous excitation of the pipeline is frequently attained. This is equivalent to an almost continuous stream of independent instructions. Vector processing which represents a repetitive sequence of the same process on a set of different data, is a highly recommended process for pipelining. The overlapped characteristics of pipelining are employed when the required transformation of vector elements are independent of each other.

A vector pipe can be characterised by the existence of one or more multifunctional pipes in the execution unit (arithmetic and logic unit). In the case of a multifunctional pipelined execution unit, a static configuration can be established and retained throughout the entire vector processing. Hence, minimal control, decoding and reconfiguration overheads may be achieved while the memory operands are supplied to the execution modules in a most efficient way. Additional overheads such as the set-up time and the flushing-time are associated with vector processing. The former represents the time to fetch all the control and data parameters from the storage so as to structure the pipeline preparing the vector data streams and the latter overheads which directly measures the sum of the execution time of all facilities that the instructions and operand pair have to go through, is the period of time between the initial operation (the decoding) of the instructions and the exit of the result (for vectors, the first result element) through the entire pipe.

According to the above time constraints, the vector instruction processing time, $t_{v p}$, in the case of an effective vector field length $k$, can be expressed analytically as (assuming the bottleneck is in the execution units)

$$
t_{v p}=t_{s}+t_{v f}+(k-1) t_{e}
$$

where $t_{s}$ is the set-up time, $t_{v f}$ is the flushing time including decode, address calculation, operand fetch and paired, termination check and execution, and $t_{e}$ is the speed of the bottleneck segment.

Similarly, the execution of $k$ operations in a sequential pipe, i.e. the same instruction has to be executed on a vector of data using a pipeline without vector processing power, can be analogously analysed. This instruction has to go through the entire pipe $k$ times and thus the processing time can be expressed as:

$$
t_{s p}=t_{s f}+(k-1) t_{b}
$$

where $t_{\text {Sp }}$ is the sequential (pipeline) processing time, $t_{\text {sf }}$ is the sequential pipe flush time, and $t_{b}$ is the speed of the bottleneck in the pipe. Comparing $t_{v p}$ and $t_{s p}$ yields

$$
\begin{align*}
& t_{s}+t_{v p}+(k-1) t_{b} \leqslant t_{s f}+(k-1) t_{b} \\
& t_{s}+t_{v p}-t_{s f} \leqslant(k-1)\left(t_{p}-t_{b}\right)
\end{align*}
$$

This last equation reveals that vector processing is beneficial when the length of the processed vector is considerably large; in other words, if the set-up and differential flush times are large compared to the difference of the speeds of the bottlenecks of the two pipes, then a lengthy vector field is required to justify vector processing.

Vector pipes are designed to be cost-effective, they are implemented with sufficient flexibility and power in order to match the speed of the Array Processors which are often more expensive.

In conclusion vector processing as compared with sequential pipelined processing, offers many advantages. In terms of time efficiency the speed is improved for considerably lengthy vectors, and in terms of resource utilisation, vector processing ensures a more efficient utilisation of all system facilities. The overhead incurred is principally in the additional software facilities required to use the pipeline efficiently. There is also a need for additional control circuitry, especially for multifunctional pipes, to establish the required configuration and routing of the data operands between pipe segments. Because of its cost-effectiveness and speed advantages, vector processing may be generalised and extended to smaller scale processing systems.

### 1.4.3 IMPLEMENTED PIPELINED COMPUTERS

As a concluding paragraph for this section on Pipelined Computers, we shall briefly present the architectural characteristics and performance of some of the commercially implemented pipelined
computers: CRAY-1, CDC CYBER 205, AMDAHL 470V/6, TI ASC and the FPS AP-120B.

The CRAY-1, manufactured by Cray Research Inc, at Chippewa, Wisconsin, USA ${ }^{1}$, was the first successful Vector Pipelined Computer with a design philosophy following closely the CDC 6600 and 7600. One of the striking features of this machine is its small size: $4 \frac{1}{2}$ ft (feet) in diameter and $6 \frac{1}{2} \mathrm{ft}$ high. Overall it comprises a main memory feeding data to or from a set or scalars and vector registers and twelve independent functional units to perform arithmetic and logic operations on the contents of these registers. (Figure 1.13 shows the main units and data paths of the CRAY-1). The maximum size of the memory on CRAY-1 is one million (exactly it is $2^{20}$ ) 64 bit words of bipolar memory with 50 ns access and cycle time, divided into 16 memory banks that may operate simultaneously giving a maximal bandwidth of $320 \mathrm{Mword} / \mathrm{s}$ (million words per second). This has been increased to 4 Mwords on the CRAY-1S which was announced in 1979. There are four instruction buffers each holding 64 16-bit instruction words and each is connected to memory by a 64 -bit wide data-bus which can achieve a transfer rate of four instruction words per clock period (a bandwidth of 320 Mword/s). These maxima apply only when all the instructions are drawn from separate memory banks.

The data-bus between the registers and main memory, on the other hand, is only 16-bit wide allowing a low data transfer rate of only 80 Mword/s. The maximum computing rate on the CRAY-1 is 160 Mflops/s ( 80 million multiplications and 80 million additions per second) with a clock period of 12.5 ns .

[^1]
## FIGURE 1.13: ARCHITECTURAL BLOCK DIAGRAM SHOWING THE PRINCIPAL UNITS, BUFFERS AND DATA PATHS OF THE CRAY-1 COMPUTER



The registers use 6 ns logic and comprise eight 24 -bit address registers (AO to A7), eight 64-bit floating point scalar registers (SO to S7), and eight floating point vector registers (V0 to V7) each of which can hold up to 64 64-bit floating point numbers. Sixty-four buffer registers are also provided between the A registers and main memory (24-bit registers BO to B63) and between the $S$ registers and main memory (64-bit registers $T 0$ to $T 63$ ). The main memory may send data either to the $A$ and $S$ registers at the maximum rate of one word every two clock periods ( $40 \mathrm{Mword} / \mathrm{s}$ ), or to the $\mathrm{B}, \mathrm{T}$ and V registers at the maximum rate of one word per clock period ( $80 \mathrm{Mword} / \mathrm{s}$ ). The buffer registers are used for the purpose of storing intermediate results which may be transferred to the A and $S$ registers in one clock period.

The design of the CRAY-1 was mainly motivated by the commercial desire to provide a substitute for existing computers such as the CDC 7600 and the IBM 360/195 to be sold to major scientific research centres. Unlike the ILLIAC IV which pioneered the development of several technological innovations, there was no incentive for experiments with new technologies. In fact the technological choices in the CRAY-1 were therefore conservative and the novel of the machine appears mainly in the architecture.

The CDC CYBER $205^{1}$ manufactured by Control Data Corporation in Saint Paul, Minnesota, USA represents the culmination of a long program of research and development that started with the design and delivery of the CDC STAR 100 computer in the period 1965-75. When

1. It was announced in 1980 and the first delivery was made to the UK Meteorological Office, Bracknell, England, in 1981.
operational, the CDC STAR 100 showed many disadvantages which made it unattractive to potential customers. Consequently, Control Data Corporation decided to develop a new LSI technology and re-engineer the whole system using it, as well as to make a few improvements in the architecture. One of the decisions taken at that time was to retain the use of the extensive developed software by retaining the STAR 100 instruction set and overall organisation. The reengineering program also included the means of upgrading existing STAR 100 machines to that of the re-engineered version. This took place in two stages:

Firstly, the CYBER 203, also known as STAR 100A, was manufactured and announced in 1979 by re-engineering the STAR 100 structure whose slow main memory was replaced by a 80 ns tripolar memory. The scalar and short-vector performance was also boosted by the addition of a new developed LSI scalar unit with a 20 ns clock period. However, the two vector pipes and the stream unit of the STAR 100 with a 40 ns clock were unchanged. The second stage was the manufacture of the CYBER 205 (initially known as the STAR 100C and subsequently as the STAR 100E) which is the CYBER 203 with reengineered and improved LSI vector pipes and stream unit, working with a 20 ns clock period. The CYBER 205 machine offers several architectural options (see Figure 1.14). The number of pipes may be optionally increased from two to four, the memory to 4 Mwords and the I/O channels to 16 . However, the disadvantage of a unit vector increment caused by the contiguous vector requirement, i.e. successive vector elements should be stored in successive memory locations, remained. The maximum overall performance of the CYBER 205 is $800 \mathrm{Mflops} / \mathrm{s}$ in 32-bit arithmetic on a four pipe machine.

FIGURE 1.14: ARCHITECTURAL BLOCK DIAGRAM SHOWING THE PRINCIPAL UNITS AND DATA PATHS OF THE CDC CYBER 205 COMPUTER


The AMDAHL 470V/6, an IBM 360 compatible computer manufactured by the AMDAHL Corporation, was the first computer to use LSI in the logic circuits of the CPU. The first delivered machine in 1975 had a basic cycle time of 32.5 ns which was reduced to 29 ns in the subsequent version of the AMDAHL 470V/7. Although the arithmetic units in this machine were not pipelined, a high performance of 4.6 Mflops/s was obtained by pipelining the processing of instructions which was organised into 12 sub-operations. When flowing smoothly, an instruction could be taken every 2 clock periods, therefore up to six instructions could be in parallel executions. Also, a highspeed buffer (or cache) bipolar memory of 26 Kbytes with a cycle time of 65 ns was used to improve the effective access time of the slow main memory of up to 8 Mbytes of MOS store ( 650 ns access).

The TI ASC system, manufactured by Texas Instruments, was started around 1966 as a computer suitable for the high-speed processing of seismic data. It is based on four identical general-purpose pipelines, each capable of performing the elementary instructions on vector operands. Instructions can be taken from one or two instruction processing units which, when operating in parallel, improve the instructions throughput. (Figure 1.15 shows the architecture block diagram of the TI ASC computer). With the four pipes operating optimally, a design rate of $50 \mathrm{Mflops} / \mathrm{s}$ was achieved. The semiconductor memory had eight banks and a cycle time of 320 ns . After installing about seven systems, the first one was in 1973, the manufacture of the TI ASC was discontinued because, like the STAR 100, it also suffered from a scalar unit that was significantly uncompetitive.

Concluding this paragraph, the FPS AP-120B, the first low-cost yet high-performance computer manufactured by Floating Point Systems


Inc, is called Array Processor (AP) ${ }^{1}$, since it performs efficiently on arrays of numbers. The first deliveries started in 1976. Comparing the overall architecture and the physical layout of the AP-120B and CRAY-1, one might conclude that the former is to a mini or a medium computer, what the CRAY-1 is to a large main frame computer. The overall architecture (see Figure 1.16) of the AP-120B is based on multiple special-purpose memories feeding two floatingpoint pipelined arithmetic units via multiple data paths. It is driven synchronously from a single clock with a period of 167 ns . The standard memory has an access/cycle time of 500 ns , whereas the optional fast memory has a cycle time of 333 ns . Both types of memories are, however, organised as a pair of independent memory banks (one for the odd addresses and one for the even addresses). Depending on the type of memory, standard or fast, successive references to the same bank must be separated by at least 3 or 2 clock periods respectively whereas they can be made on successive clock periods when referring to different banks. The system includes a 38-bit floating point arithmetic unit organised into two separate pipelined multiplication and addition units and an independent 16-bit integer arithmetic unit for counting and address calculation. Three memories (program memory, data memory and table memory) and 2 scratch pads of registers ( $X$ and $Y$ registers) are provided with multiple data paths between each memory bank and each functional unit. Theoretical processing rates of 5-10 Mflops may be achieved.

[^2]

FIGURE 1.16: ARCHITECTURAL BLOCK DIAGRAM SHOWING THE PRINCIPAL UNITS AND DATA PATHS OF THE FPS AP-120B COMPUTER

A successor prototype to the AP-120B was announced in 1980 under the name of AP-164 ${ }^{1}$ with first deliveries in 1981. The principle improvements introduced which maintained the overall structure, the clock rates and machine timings were a 64 -bit floating-point arithmetic, a 32-bit integer arithmetic, a 24-bit addressing, a 1024 64-bit word instruction cache memory loading from the main memory, replacing the program memory of the $\mathrm{AP}-120 \mathrm{~B}$ and a main memory expandable to 12 Mbytes.

Finally, the arrangement of control in the AP-120B computer was referred to as horizontal microcode since each 64 -bit wide instruction controls all the functional units every clock period. Thus there is only one instruction with fields controlling each of the functions, although certain combinations of functions were excluded due to some fields overlapping.

### 1.5 DATA-FLON COMPUTERS

A common feature for all the high-speed parallel computer architectures is that, due to the basic linearity of the program, the use of implicit sequencing of the instructions is possible. This is a Von-Neumann characteristic which means that the order of execution of the instructions is determined by the order in which they are stored in the memory with branches used to break this implicit sequencing at selective points.

[^3]An alternative form of instruction controlling is the explicit sequencing which is basically the principal concept exploited by the data-flow machines to provide the maximum possibilities for concurrency and speed-up. However, this concept has a significant impact on the architecture of such machines, the program representation, and the synchronisation overheads.

In a data-flow anchitecture the algorithm is represented by a graph where the nodes correspond to the computations and the arcs describe the flow of data or operands, from the node producing the data (as a result) to the node using it as an operand [Dennis 1980]. In addition to the nodes describing the basic operations, there are nodes which are used to control the routing of data. Thus, the execution of any instruction is determined by the availability of all its operands resulting in a more complex control due to the high overheads involved in routing the data.

With the use of the above graph representation, the data-flow concept encounters some problems when the algorithm contains loops or subroutine calls, in which case the same instruction is executed several times. Basically, the implementation of the data-flow computers can be grouped into two main classes, the static and dynamic structures, depending on how this problem is tackled. In the first class, the static one, the loops and subroutines calls are unfolded at compile time so that each instruction is executed only once. Consequently, the implementation of the sequencing control is made simple since it directly follows that of the graph. On the other hand, in the dynamic case, the operands are labelled so that a single copy of the same instruction can be used several times for different instances of the loop (or subroutine). Since, in this type of architecture, it is necessary to match all the operands with
the same label before issuing the single copy of the instruction, the implementation of the control is significantly more complex in comparison with that of the previous class. However, the dynamic approach which allows a compact representation of large programs, can effectively exploit the concurrency that appears during execution (for example, recursive calls or data-dependent loops).

An example of the static approach is the MIT Data-Flow Machine (see Figure 1.17) which consists of the following main components: a store that contains the instruction cells or packets having space for the operation, operands and for pointers to the successors, and a set of operating units to perform the operations. These two components are connected by two interconnection networks, one to send ready-to-execute instruction packets to the operating units and another to send results back from the operating units to the instructions that use them as operands. The system has to be carefully designed so as to prevent any bottleneck from occurring and to provide means for the full exploitation of all the concurrency.

In such a system, the maximum thnoughput is determined by the speed and number of the operating units, the memory bandwidth and by the interconnection system. As in the other organisations, several degradation factors reduce the effective throughput. The most significant are the degree of concurrency available in the program, the memory access and interconnection network conflicts, and the broadcasting of results, all of which except the last one, are similar to other systems. Sometimes an instruction has several successors, so that the result has to be sent, or broadcasted, to all of them and this introduces significant overheads in the case when the number of destination pointers present in an instruction


FIGURE 1.17: THE STATIC DATA-FLOW MACHINE


FIGURE 1.18: MANCHESTER DATA-FLOW MACHINE
cell is limited.

Examples of the dynamic approach include the U-Interpreter Machine [Arvind 1982] and the Manchester Dataflow Machine [Gurd 1985]. The main components of the latter (see Figure 1.18) are the token queue that stores computed results, the token matching unit that combines the corresponding tokens into instruction arguments, the instruction store that holds the ready-to-execute instructions, the operating units, and the I/O switch for communication with the host. The degradation factors are similar to those of the static case except the additional overhead in token label matching. Due to the above mentioned degradation factors, data flow machines are only attractive for cases in which the concurrency exhibited is of several hundred instructions.

Another problem in the use of the dataflow approach is the lack of any data structure definition, in fact only scalar operations were first utilised in the attempt to maximise the amount of concurrency and this had significant limitations in terms of the modularity of the programs. The inclusion of data structures in the graph representation requires that the dataflow concept be extended and operations on them be defined [Davis 1982]. From the operational point of view, the most straightforward solution is to treat the data structure as an atomic operand, requiring the structure to be sent as a whole to the operating units even though only few elements are operated on. This can be performed by sending to the operating unit a pointer to the data structure instead of its value. However, the disadvantage with this is that the whole data structure has to be copied when any of its elements is modified resulting in a heavy transfer rate between the memory and the operating units. To avoid this copying overhead, Dennis [Dennis

1974] has proposed a tree structure to store arrays and operations such as select and append to modify parts of the array. However, Dennis' proposal does not solve the limitation that the elements of the array have to be modified in a sequential manner, which increases the overhead for the select and append operations. To reduce this overhead Gandiot and Ercegovac [Gandiot 1982] proposed the introduction of macro-actors to perform more complex updating. To eliminate the sequential nature of the modifications, Arvind and Thomas [Arvind 1980] introduced I-structures that allow concurrent writes and reads by adding to each element a tag indicating if the element has already been written, and a list of pending reads to the reads queue to arrive before the element has been written.

One of the most significant advantages of the dataflow machines, as claimed by its proponents, is the exploitation of the concurrency at a low level of the execution hierarchy since it allows the maximum utilisation of all the available concurrency. However, some researchers argued that the overhead with this unstructured lowlevel concurrency is too high and have proposed the use of a hierarchical approach in which different types of ocncurrency can be exploited at different levels.

Finally, the dataflow organisation which is still in an experimental stage, has recently received considerable researchers' attention. Several prototype systems have been built or simulated and are being evaluated. Some examples are the MIT dataflow machines (The Static Data-Flow Machine [Dennis 1983] and the Tagged-Token Data-Flow Machine [Arvin 1983a]). The Manchester Data-Flow Machine [Gurd 1985], the TI Data-Flow Machine [Cornish 1979], and Single Assignment Data-Flow Machine LAU [Comte 1980].

Chapter 2

## CURRENT MULTIPLE PROCESSOR SYSTEM ARCHITECTURES

### 2.1 INIROOUCTION

The rapid development of computer technology has not only produced high performance processing systems but has had a significant impact on its terminology. More specifically, the terms parallel computers and parallel processing, as used in these first chapters, refer to the early computers performing arithmetic operations on whole words, rather than on a single bit, and continues right up to the more recent notions of multiple-processing or concurrency as presently implemented in several commercial and experimental high-speed parallel computers.

In this chapter, we shall consider the SIMD and MIMD type of computers separately and present in a detailed fashion, the hardware and software characteristics that must be possessed by the respective architecture in order to be classified as such. In addition, both classes are exemplified by a detailed anchitectural discussion of some of the well known implemented computer systems. For the SIMD class, a further sub-categorisation is undertaken to produce two subclasses, the Associative and Array processor computers, which are thoroughly examined in Sections 2.2.2 and 2.2.3 respectively.

Although, we have referred to many computer classification schemes which have yielded several different types of computers, we shall not present all the conceivable parallel computer architectures, but only those which have contributed most to the achievement of many of the proposed design goals. However, due to the impact of VLSI circuits, the first two chapters will be complemented by a discussion of some VLSI architectures (see Chapterf) in order to
provide a survey of most of the high-speed parallel computers of today.

### 2.2 THE GENEALOGY OF THE SIMD COMPUIERS

The main characteristics of the SIMD (Single Instruction Multiple Data Stream) category of computers is a single global control unit that drives more than one processing element, all of which can either execute or ignore the current instruction. Consequently these machines are known as synchronous computers since all processons would execute the same instruction at the same time but on separate data streams.

Following Flynn's classification of large-scale high-speed computer Thurber and Wald [Thurber 1975] gave some generic relationships which were subsequently amended and used in the creation of the SIMD sub-classifications. Accordingly, three sub-classes for the SIMD category were established: the Associative Processors, the Parallel or Array Processors and the Ensembles.

Associative processors which will be briefly described in Section 2.2.2, are characterised by the use of the Associative Memories instead of the conventional location-addressed memories and by the search capabilities offered by these memories. Section 2. . 3 describes the architectural features of the Array Processors and the interconnection networks which are fundamental to the Array Processor Design and equally important to their efficient use. This section also includes a review of some implemented Array Processor Systems. In the Ensemble architectures, the least interesting architectures among the three SIMD sub-classes of computers, the
interconnection level between the processons could be non-existent or very low.

Finally, it should be understood that SIMD computers are specialpurpose processors which require a front-end host computer to be attached to and thus they are only useful for a limited set of applications. The utilisation of SIMD computers, in general, and their applications are summarised in the following section.

### 2.2.1 THE UTHILSATICN AND APPLICATIONS OF THE SIMD SYSTEM

As with any special-purpose computer, the potential high performance can be achieved only when it is used properly (i.e. they are utilised for the purpose they were designed for) and SIMD systems are no exception. The most important aspects for utilising SIMD computers can be classified into the following three classes.

The first class, characterised by the hardware structure of these systems, is more efficient, compared to other multiprocessors, for problems with large amounts of parallelism provided that the cost of duplicating structures is not substantially high. Especially, with the advent of LSI microprocessors, the scope of SIMD utilisation will greatly increase as a result of a considerable drop in component costs.

The characterisation of the second class depends on the software specially designed for these systems and which tends to be simpler due to less executive function requirements than that needed in multiprocessors. As a result of the software simplicity, the construction of large systems is made even easier.

Finally, the functional utility of these systems which comes in the third class proves to be more efficient than Multiprocessors for large problems requiring intense data processing, e.g. weather forecasting, and for problems with inherently global parallelism; thus providing at the same time reliability, simpler system complexity and higher computational throughput.

On the other hand, the categorisation of the problems on which a cost effective implementation of the SIMD systems may be possible, has concentrated all the scientists' research attention. However solving a problem does not always mean just offering a problematic solution. It also includes a detailed description, a complete analysis of the nature of the problem and, most importantly, the actual implementation, which must take into account the economical benefits of the problem. This means that attention should be paid to the systems aspects too when developing solutions for problems.

Several scientific applications such as those for matrix manipulations, differential equations and linear programming have been proposed for Associative and Array Processors. It is often the case that applications, suitable for one type of computer, are not always the best for the other type.

The utilisation of the SIMD computers has made one thing clear. The elimination of critical bottlenecks, which had appeared in the general-purpose computer systems and affected their performance, was possible. Technological and economical problems had constrained the early Associative Processors to use only small associative memory systems (up to 1 Kwords with bandwidth up to 100 -bit wide) for numerous but limited size problems such as computer resource management, and allocation etc. However, due to the development of
new architectural concepts and the use of LSI technology associative memories became larger and more flexible, thus putting Associative Processors to practical use.

Summarising the numerous applications that the SIMD systems are well suited for, with a distinction between Associative and Array Processors would be the following: air traffic control, radar tracking, bulk filtering and signal processing are some of the applications to be cost-effectively implemented on Array Processors. Similarly, for the Associative Processors, but bearing in mind the cost-factor constraint, the applications include resource allocation, virtual memory mechanism, interrupt processing protection mechanisms and scheduling.

However, in the case where the cost-factor constraint is not important, the above applications list for the Associative Processors could also include sorting, pattern recognition fields, sea surveillance, picture processing, graph processing, differential equations, eigenvectors, matrix operations, network flow analysis, data file manipulations and searching, compilation, theorem proving, computer graphics and weather forecasting. While some of the above applications are suited for the Array Processor, they are best for the Associative processors because of the search capabilities offered by the Associative memories.

Finally, we should mention that Slotnick [Slotnick 1967] and Fuller [Fuller 1967] have separately carried out a comparative study of Associative and Parallel Processors. They both concluded that Parallel Processors, as special purpose computers, appeared to be more useful than the Associative Processors.

### 2.2.2 ASSOCIATIVE PROCESSORS

The fundamental concept behind the Associative Processors basically depends on the extensive search capabilities offered by the associative memories which are most efficient for non-numerical applications such as radar signal tracking and processing, weather prediction computations and many types of information processing etc.

Due to the cost-factor constraint, Associative Processors are usually designed as a back-end, or special-purpose processor attached to a conventional sequential computer system. Thus problems requiring a high amount of processing power and which cannot be solved efficiently on the host computer are transferred to the Associative processor system.

Slade and McMahon [Slade 1957] were the first to develop associative memories by using cryotrons. Since then, many other different components such as magnetic cores, semiconductors, magnetic films and integrated circuits etc, were used in the construction of associative memories. The first Associative Processor was designed by Behnke and Rosenberger [Behnke 1963] in 1963 using cryotrons, against all the then existing constraining factors such as the high implementation costs, the half-select noise limiting the word width and the interrogation drive problems limiting the size of the associative memory (number of words).

Associative Processons were not practical until the development of the PEPE - 'Parallel Element Processing Ensemble' (see [Crane 1972], [Wilson 1972], [Comell 1972], [Evensen 1973], [Dingeldine 1973] and
[Vick 1973]) where the use of LSI components and newly developed architectural concepts had broadened the bounds of the associative memories. Other Associative Processors such as the STARAN (see [Rudolf 1972], [Batcher 1972] and [Davis 1974]) and OMEN 'Orthogonal Mini-Embedment' (see [Higbie 1972] were also developed as a result of the LSI evolution.

Finally, the two main properties characterising this class of Asscciative processor system are emphasised. The use of a dedicated associative memory which retrieves stored data items using their content or part of it and not their addresses and the provision of multiple processing units capable of simultaneously performing the same data transformation, either arithmetic or logic, but on different data items. From the high processing rate point of view, content-addressed memories have contributed to the superiority of the Associative Processors when compared to the traditional sequential processors. Consequently, problems like weather forecasting, and the handling of large database requiring a huge amount of processing time and which cannot be run efficiently on sequential processors, are tackled faster and easier.

The architectural block diagram of Figure 2.1 shows the principal units of a general Associative Processor. They are an associative memory, an arithmetic and logic unit, a control system, instruction memory and an Input/Output interface. Due to the impact that the associative memories have had on the architecture of the Associative Processors, a classification of this class of processor, based on the associative memory organisation, is possible. First, a brief description of the memory organisation is outlined in the following section.


FIGURE 2.1: GENERAL BLOCK DIAGRAM OF AN ASSOCIATIVE PROCESSOR

### 2.2.2.1 ASSOCTATIVE MEMDRY ORGANISATION

In the literature, associative memories were known under several names such as catalog memory, content-addressed memory, dataaddressed memory, parallel search memory, search memory, search associative memory, distributed logic memory, associative push down memory and multi-access associative memory. Basically, these types of memories differ from the conventional memory systems by the fact that stored data items are addressed by their content or part of it, instead of their implicit location (address).

The memory search method which depends on the organisation of the implemented associative memory consists of two basic operations, namely masking and comparison. The comparison between a preset search-key word and all the words in the memory which can be performed either bit-parallel or bit-serial is achieved through the
interrogating bit drives and the available logic circuitry. A wordmatch tag network flags the multiple matched words which can be retrieved at the end of the searching procedure using a single instruction.

The above associative memory search operation is further illustrated by considering for example a personnel file of a computer data processing centre.

Imagine that at one stage of a query transaction information about all employees with a salary in the range $£ 800$ - $£ 1600$ inclusive per month has to be searched. This can be done using a greater than and a not greater than search operation, each of which can be performed in parallel, on the salary field of the file. Since the search is only concerned with the salary field, a mask is used to mark all other fields. Also, a match-word indication is required to indicate the results of the search. A single bit, associated with every word in the memory is used for this purpose where a value of 1 indicates a match and 0 otherwise.

More specifically for our example, the search-key word is loaded with the salary figure (800) and the indicator value (0) for the logical operation greater than. Every word in the associative memory would have its indicator field set to zero. After the first search, all matched words are memorised by having their indicator bit field set to one. Similarly, the second search-key word will have been loaded by the interrogating salary figure (1000) and the indicator (1) and the logic operation involved is not greater than. After the second search, the final results, as indicated by the indicator field in Figure 2.2, shows all the employees satisfying the above conditions.


FIGURE 2.2: AN EXAMPLE OF THE OPERATION OF AN ASSOCIATIVE MEMORY

### 2.2.2.2 THE TAXONOMY OF THE ASSOCTATIVE PROCESSORS

From the architectural point of view, Associative Processors are classified as SIMD computers where, in addition to the associative memory addressing property, arithmetic and logic data transformation operations can be performed over many sets of arguments under a single instruction being propagated from the central control unit.

A classification of these types of processors, based on the comparison process followed by the associative memory, has identified four architectural Associative Processor categories: the fully parallel, the bit-serial, the word-serial and the blockoriented associative processons which are briefly described below.
i) The fully-parallel class of computers, one of the two most widely known associative processors categories (the second being the bit-serial class) can be further distinguished into the word-organised and the distributive logic types. In the first sub-category, the comparison logic is based on each bitcell of every memory word and the logical decision is available at the output of every word. Consequently, the comparison process can be performed in either a parallel-byword or parallel-by-bit fashion, or both. From the operational point of view, these are the simplest and fastest form of fully-parallel associative processors as compared to other associative structures. On the other hand the high hardware complexity involved in the provision of a separate logic circuitry for every single bit-cell has constrained the implementation of this type of system to only experimental purposes. Figure 2.3 shows a general structure of such
computers. The main characteristic of the second sub-category of the fully-parallel computers is the association of the comparison logic function with each character-cell or each group of character-cells. The first associative processor computer of this type, the DLAP - 'Distributed Logic


FIGURE 2.3: General Structure of a fully-parallel word-organised Associative Processor where each cross point is a bitcell comparison

Associative Processor', was proposed by Lee in 1962 [Lee 1962] whose architectural block diagram can be seen in Figure 2.4 and the best known implemented computer of this type is the PEPE, developed by Bell Laboratories for the US Army Advanced Ballistic Missile Defence Agency. Several extensions to Lee's original system have been proposed mainly to increase the potential computational throughput by solving many of the then

encountered problems. For example, a distributed associative memory with two cell-states instead of one for each charactercell was proposed by Lee and Paull [Lee 1963] in order to tackle many of the information retrieval problems such as cross-retrieval, erasing, gap closing and preference. Another proposal, due to Gaines and Lee [Lee 1965], suggested a redesign of the logic circuitry using two different-purpose cell-state elements, called the match flip-flop and the control flip-flop, in order to overcome skewed propagation timing. Consequently the memory was able to perform two simultaneous operations, shifting and marking strings. Crane and Githens [Crane 1965] proposed an extension of Lee's system to a two-dimensional distributed logic memory, using a large number of identical processing elements to increase the execution rate of arithmetic and logic operations.
ii) The bit-serial Associative Processors emerged as a compromising result when attempting to tackle the economical and technical problems seen in the previous class of Associative Processors. The basic idea behind this class of computers was the use of parallel processing on Vertical data concepts developed by Shooman in 1960 [Shooman 1960].

Since then, several proposals based on the above concept have been made for Associative Processors. Kaplan [Kaplan 1963] proposed a bit-serial associative memory used as a sub-system for a general-purpose computer. A memory register is used in the data communication between the main memory and the bitserial associative subsystem. Ewing and Davies (see [Ewing 1964]) were the first to propose the design logic of such a computer. Figure 2.5 shows the associative memory
organisation and the ALU where each intersection of a word line and a bit line represents a bit-storage. The parallel processing of a search operation takes place at bit-slices, being detected by the bit-column-select logic, through the word logic associated with each word line. The logic is identical to all words and consists of a sense amplifier, storage flip-flops, a write amplifier and a control logic. Another proposal for the implementation of a bit-serial associative memory using conventional destructive-readout memory elements was due to Chu [Chu 1965]. As a result of the two-dimensional read/write capability offered by this memory, called horizontal or vertical memory operations, two types of computer onganisations are possible, namely the conventional computer organisation for the horizontal operation mode and the bit-serial computer organisation otherwise.

Bit-serial associative processons have been implemented using 2 D core search memory (see [Harding 1968] and [Stone 1968]). STARAN, one of the best well-known bit-serial associative computers, was developed by the Goodyear Aerospace Corporation. It consists of a control system, an operational number of up to 32 associative array modules, each of which is 256-word x 256-bit two-dimensional access memory, 256 simple processing elements and a selector. More significantly is the permutation or interconnection network through which the appropriate operands transfer between the processing elements and the memory modules is obtained for a full maximisation of the parallel search operation. In addition to the high speed Input/Output capabilities, the STARAN computer can be connected easily to most conventional sequential systems. Consequently, this hybrid system can increase considerably the throughput rate of many time-consuming applications such as


FIGURE 2.5: ASSOCIATIVE MEMORY AND ALU ORGANISATION OF A BIT-SERIAL TYPE COMPUTER WHERE EACH INTERSECTION OF A WORD LINE AND A BIT LINE REPRESENTS A BIT-STORAGE
air-traffic control, signal processing and data management systems. STARAN is, however, not the only one bit-serial associative processor, other examples include the OMEN computers, developed by Sanders Associates, the Hybrid associative processor, developed by Hughes Aircraft Co (see [Love 1973]), the RPA - 'Raytheon Associative Processor, (see [Couranz 1974]), the ALAP` - Associative Linear Array Processor' - see [Finnila 1977]) and the ECAM - 'Extended Content Addressed Memory' - (see [Anderson 1976]).
iii) Word-serial associative processors which essentially represent a hardware implementation of a simple search program loop have not been commercially developed due to the fact that they do not promise a high executional speed. Their main speed gain when compared to a programmed search in a standard sequential computer is achieved by a reduction in the instruction decoding time since the search operation in a bit-serial computer requires only one instruction. The first experimental model of such a computer was represented by Crojut and Sottil in 1966 [Crojut 1966]. Their model was based on a word-serial associative memory with operational characteristics very similar to that of a disc or a drum. The memory used $n$ ultrasonic delay lines, where $n$ is the number of bits/word, operating at 100 MHz (million Hertz) with a delay time of 10 sec. The information traffic through the delay lines is assumed by the rewrite control logic which has the capability to either recirculate the same information or input new data. Individual memory words can be interrogated or updated at the exit of the delay lines. Also a synchronising clock pulse generator, or a stable oscillator (STALO) was used to advance the address counter. Figure 2.6 shows the hardware structure


FIGUTE 2.6: GENERAL STRUCTURE OF A WORD-SERIAL ASSOCIATIVE PROCESSOR COMPUTER
of such a computer.
iv) Finally, the block-oriented Associative Processons which can be seen as a compromise between the low speed word-serial and high-cost associative processors, are based on a rather large rotating storage with limited associative capabilities. This type of computer provides low-cost processing and is particularly suitable for applications with a large data storage requirement. Several models of this type of computer such as the RAPID - 'Rotating Associative Processor for Information Dissemination' - Computer, presented by Barhami in 1972 [Barhami 1972] have been developed. The design of the RAPID, whose general structure is outlined in Figure 2.7 was based on Slotnick's and Parker's concept of using logic-pertrack devices (i.e. disc memories with a head and some logic associated with every track) and Lei's distributed logic memories for information storage and retrieval applications. The high rate of data transfer between the head-per-track disc and the associative memory makes the RAPID computer suitable for problems requiring large storage.

Recapitulating, Associative Processors which form a sub-class of the general SIMD computers, are mostly characterised by the efficient search capabilities offered by their associative memories. A classification of these processors, based on the associative memory organisation, has identified four distinct categories: the fullyparallel, the bit-serial, the word-serial and the block-oriented associative processons; the first two being the most widely known type of computer.

$\begin{array}{ll}\text { FIGURE 2.7: } & \text { BLOCK-ORIENTED ASSOCIATIVE MEMORY STRUCTURE IN THE } \\ & \text { RAPID COMPUTER }\end{array}$

The early designed associative processors offered limited associative processing at a high implementation cost. With the advent of LSI technology and the use of new architectural design concepts, these types of computers became gradually more practical. PEPE and STARAN are the most widely known fully-parallel and bitserial computers respectively.

Already, various associative processors with a storage capacity of several hundred million bits have been built. Also many experimental models have been proposed for later implementation whenever technology development allows it.

### 2.2.3 ARRAY PROCESSORS

The early interest in the Parallel Processor area initially appeared in the investigation of machines that were arrays of processors connected in a four-nearest-neighbour fashion, such as the Von Neumann's Cellular Automate (see [Von Neumann 1968]) and the Folland Machine (see [Holland 1959]). Eventually, as a result of the growing interest in this form of computer, Parallel Processors with a central control mechanism that controlled the entire array and operating in a SIMD manner began to emerge.

The description of the main characteristics of the Parallel or Array processors shall draw heavily on the ILLIAC IV (see [Bames 1968]) and the ICL DAP (see [Reddaway 1973]) systems. This is mositly because of the profound effect that the former computer has had on this class of systems and the ease to access the latter macinine from Loughborough Univensity through the Janet Neiwork Finally, a brief description of the SOLOMON computer series (which preceded the design of the ILLIAC IV is also included.

All the systems in the Array Processor class can be identified by their major components, structured in a number of various and different ways:

1. a number of identical Processor Elements (PE's) symanronously operating on different data streams proliferated frcin
2. a number of memory banks, not necessarily equal to the number of the PE's through
3. a communication network with
4. some form of local control and finally
5. some form of global control.

Two simplified array computers are shown in Figure 2.8.


FIGURE 2.8: A GENERAL SIMD ARCHITECTURE ALLOWING EITHER AN IDENTICAL NUMBER OF PROCESSORS OR MEMORIES (a) OR A DIFFERENT NUMBER OF PROCESSORS AND MEMORIES TO BE CONNECTED (b)


The control unit which is usually a computer itself with its own arithmetic and logic unit, memory and registers, differs from the other processors in that it can execute scalar and control instructions (including conditional branch instructions). The processor elements which lack this ability since they must all be kept in synchronisation, do not generate their own instructions, but they all receive the same sequence of vector instruction from the control unit. A local on-off control unit is used to permit processors to either execute or ignore certain broadcasted vector instructions.

An array computer with p processors can produce a speed-up of $p$ with respect to a uniprocessor system. However there are several degradation factors which reduce the actual speed-up. Specifically, these factors are:

1. Sometimes the execution of a vector of elements whose length is not a multiple of the number of processors does not use all the processing units, thus reducing the actual throughput;
2. Typical algorithms contain scalar instructions that cannot be overlapped with vector instructions. This keeps the array of processors idle while a scalar instruction is executed;
3. Several memory conflicts arise when accessing more than one vector element from the same memory bank. In order to deal with these conflicts, several storage techniques which will be shortly reviewed below, for vectors and matrices have been proposed to reduce this degradation;
4. Finally, limitations in the interconnection network incur some delay in the data transfer which has to be performed simultaneously from the memory modules to the corresponding processors.

Due to these degradation factors, it is very difficult to predict the performance of a specific application without making a detailed analysis of the problem. Besides the ILLIAC IV and ICL DAP computers, examples such as the BSP - 'Burroughs Scientific Processor' (see [Kuck 1982]), and the MPP - 'Massively Parallel Processor' - (see [Batcher 1979]), developed by the Goodyear Aerospace Corporation, belong to the array processor type of computers.

### 2.2.3.1 INTERLIEAVED PARALILEL MEMORIES

Processors utilisation was also improved by the fact that the time spent in accessing the memory was greatly reduced. The standand and more significant way to do this is to increase the bandwidth of the memory by dividing it into several modules, or Parallel Memories that can be accessed simultaneously. More specifically, if in an mparallel memory system, the successive addresses are assigned across the memory banks, module $m$, it will be called an interleaved parallel memory system. Other ways of reducing the access time are to add a cache memory and to include fast registers in the processors. The use of these techniques is related to the particular system organisation.

Several techniques have been proposed to solve the problem of conflicts that may arise in the use of these types of memories. Since most serious difficulties generally occur in two-dimensional problems, a typical application is the matrix computation, a simple example of storing a two-dimensional array $A(m \times n)$, where $m=n=4$, is considered. Figure 2.9(a) shows A stored in a format known as straight storage where each one of the 4 memories contains a column of the matrix. This is suitable for row or diagonal access but

| 0 |
| :---: |
| $\mathrm{~A}_{00}$ |
| $\mathrm{~A}_{10}$ |
| $\mathrm{~A}_{20}$ |
| $\mathrm{~A}_{30}$ |
|  |



FIGURE 2.9(a): STRAIGHT STORAGE FORMAT OF A $4 \times 4$ MATRIX IN A FOUR-MEMORY SYSTEM


FIGURE 2.9(b): SKEWED STORAGE FORMAT OF A $4 \times 4$ MATRIX IN A FOUR-MEMORY SYSTEM
presents some conflicting problems when accessing a column since 4 cycles are required to fetch a single column. However by skewing the data across the memory banks as shown in Figure 2.9(b), elements of a row or a column can be accessed during one single memory cycle but not the diagonals.

Skewed storage is a relatively inexpensive way to enhance the processing capability of an array processor system. It requires each processor to have a private index register, and it requires cyclic interconnection. Additional cost in processing time is involved when using skewed storage instead of straight storage. Thus if an algorithm requires access to rows only straight storage is slightly preferable to skewed storage. On the other hand, if both rows and columns need to be accessed as vectors, then skewed storage is strongly preferable to straight storage. If access to columns is the only requirement, then the matrix should be stored in transposed form in the straight storage format.

Other mechanisms of manipulating parallel memories can be seen in the TI ASC and the STAR 100 where the use of the physical array transposition technique offers the capability of accessing data from the rows, columns and diagonals but at a high transposition time overhead.

### 2.3.3.2 THE INIERCONNECTION NEIWORKS

One of the most currently active research areas in computer architecture is the interconnection networks since they represent the accumulation of a large number of design decisions made before the implementation of the actual architecture. These systems range in organisation from two processors sharing a common memory
(Multiprocessor) to a large number of relatively independent computers connected over geographically long distances (distributed computing). Anderson and Jensen presented a naming scheme, or taxonomy, which was strongly biased towards distributed computing systems [Anderson 1975], explicitly avoiding SIMD machines such as the ILLIAC IV and PEPE. However we shall introduce this subject, while slanting the applications towards processor array interconnections.

The interconnection networks can be generally distinguished into two types, the bus and the alignment networks with a basic difference between them: while the former allows only a single one-to-one communication to take place at any given time, the latter allows several one-to-one (parallel data and control transfer) or one-tomany (allowing one unit to broadcast to many units in parallel) communications. It follows that the bus network is less expensive but a slower network than the other.

Furthermore, the alignment networks can be topographically subcategorised into static and dynamic networks. A static network is characterised by the required dimensions for layout. Examples range from one-dimensional structures to hydercube networks. In Figure 2.10, we can see examples of one, two and three-dimensional networks. On the other hand, the dynamic networks are distinguished into the single-stage, multiple-stage and crossbar types of networks. The single-stage network consists of a single stage of switches. The nearest neighbour network and the perfect shuffle networks are examples of this type of network (see Figure 2.11). A more generalised connection network, where every input is connected to every output channel through a crosspoint is the crossbar switch. Figure 2.12 shows two representations of the crossbar switch from


(c) Four-neighbour network
(e) 3-cube

(f) Systglic array


FIGURE 2.10: EXAMPLE OF 1, 2 AND 3-DIMENSIONAL INTERCONNECTION SYSTEMS
four inputs to four outputs. Finally, the multi-stage networks which can provide a cheaper alternative to the complete connection as offered by the crossbar switches are based upon a number of interconnected $2 \times 2$ crossbar networks organised into several stages. In Figure 2.13 we can see two multi-stage networks, the binary Bene's and the indirect binary n-cube networks.


FIGURE 2.ll(a): THE NEAREST-NEIGHBOUR NETWORK


FIGURE 2.11(b): PERFECT-SHUFFLE NETWORK

### 2.2.3.3 IMPLEMENIED ARRAY PROCESSOR COMPUIERS

In this concluding paragraph about the array processor computers, we shall briefly describe the main anchitectural characteristics of the two most significant computers, the Burroughs ILLIAC IV and the ICL DAP computers. This choice was mainly motivated by the fact that the former has had a great impact on the parallel processing concept and the latter can be accessed from Loughborough University. However,


FIGURE 2.12: TWO REPRESENTATIONS OF THE CROSSBAR SWITCH FROM FOUR INPUTS TO FOUR OUTPUTS


FIGURE 2.13(a): THE BINARY BENES NETWORK USING $2 \times 2$ CROSSBAR SWITCHES


FIGURE 2.13(b): THE INDIRECT BINARYn-CUBE NETWORK
no attempt was made to compare the performance of this system since it was outside the scope of this current research.

The design of the ILLIAC IV computer by Slotnick et al in 1966 was strongly based on two previously designed but never built array processors, the SOLOMON I and the SOLOMON II computers. These machines, each of which contains an array of processing elements with four-nearest-neighbour connections, were primarily designed to solve many problems involving differential equations, matrix manipulations, weather data processing, and linear algebra. SOLOMON I was a bit-serial processor and every PE contained a serial accumulator. The serial arithmetic concept, although quite flexible, was found to be far too slow for the intended applications and consequently, the SOLOMON II arithmetic units were switched to 24bit floating point units.

The eventual development of the SOLOMON computers led to the ILLIAC IV where the arithmetic units were improved further to a 32-bit word length. Also, the array configurations changed from four $8 \times 16$ quadrants to four $8 \times 8$ PE quadrants. However only $1 / 4$ of the original designed configuration was actually built by Burroughs and delivered to NASA Ames Research Centre, California, in 1972.

The Control Unit (CU) of the ILLIAC IV as diagrammed in Figure 2.14 consists of five major components: ILA - 'Instruction Look Ahead', ADVAST - 'ADVAnced STation', FINST - 'FINal STation', MSU - 'Memory Service Unit' and TMU - 'Test and Management Unit'. Control instructions are fetched from the PE memories, which form an integral part of the physical memory, and purged into the ILA. Scalar instructions are examined and executed by the ADVAST subsection whereas vector instructions are decoded by the FINST


FIGURE 2.14: FIVE MAJOR COMPONENTS OF THE ILLIAC IV CONTROL UNIT
before transmitting them to the PE for execution. The $C U$, also contains four general-purpose accumulators, several control registers, a 64-bit scratch pad and quadrant control registers.

The processing unit consists of the Processing Element, its memory and the MLU - 'Memory Logic Unit'. The Processing Element memory is built out of 2048 words of 64-bit thin-film memories with an access time of 240 ns . The total 128 Kwords physical memory is also backed by a large disc as a secondary storage. The maximum processing rate achieved was approximately $50 \mathrm{Mflops} / \mathrm{s}$ which is almost one quarter of the expected performance.

Several high level languages that could exploit the systems' parallelism have been proposed for the ILLIAC IV: the Algol-like TRANQUIL (see [Abel 1969]), the Pascal-like ACIUS (see [Perrott 1978]), the GLYPNIR (see [Lawrie 1975]) and the CFD FORIRAN (see [Stevens 1975]).

In conclusion, the ILLIAC IV was regarded as a failure, not only from the high cost, since it used the very expensive state-of-the-art-plus technologies, but also from several major bottlenecks (see [Hockney 1977]) which were identified by the Burroughs contractor. Based on the experiences gained from the ILLIAC IV development, Burroughs built the Burroughs BSP, which although similar to its predecessor, is designed to circumvent many of the problems encountered in the ILLIAC IV (see [Jensen 1978]).

Unlike the ILLIAC IV and many other supercomputers, which relied on the state-of-the-art-plus switching technologies, the pilot model of the ICL Distributed Array Processor (DAP) was originally built from relatively modest technology and at fairly low levels of
integration, thus providing a relatively cheap product capable of a very wide performance range depending on the application (see [Reddaway 1977]). Conceptually, the design of the pilot DAP was similar to that of the initial SOLOMON computer and consisted of a two-dimensional (32x32) array of one-bit slave processors.

However, the design of the DAP introduced two new contributions to the SOLOMON concept: the first one was characterised by the hardware feature which effectively slices the array in two orthogonal directions. Either direction of the array can be aligned to a set of registers of the 'Master Control Unit' - (MCU) using a separate orthogonal data highway which threaded the rows and columns of the PEs. These highways which served the purpose of collecting and broadcasting data to slices of the DAP array, was the most significant element in providing the DAP with much of its flexibility in manipulating data. The second contribution relied on the manner in which DAP was integrated into a complete system. Not only did it emulate the memory of an ICL mainframe computer to which it was attached, but also it was capable of processing data autonomously in a highly parallel manner.

One of the first three implemented computers of this type was delivered and installed at Queen Mary College (UK) in 1980, consisting of a ( $64 \times 64$ ) matrix of PEs arranged in the same geometry and each having 4 Kbits of memory. This gives a total of 2 Mbytes of memory for the attached top-end ICL 2900 mainframe computer. In Figure 2.15 we can see the major subsections of the DAP computer.

Another feature of the DAP's design which helped to avoid the Von Neumann bottlenecks is the inclusion of the PE logic and its associated memory on the same circuit boand. Furthermore, since the


FIGURE 2.15: MAJOR SUBSECTIONS OF THE ICL DAP COMPUTER
structure of the DAP array is highly regular, the use of VLSI technology will undoubtedly increase the number of processors and memories that could be mapped on to the same chip leading to even larger arrays of PE's, e.g. a ( $256 \times 256$ ) DAP.

Every PE has three one-bit registers, $\mathbf{A}, \mathbf{Q}, \mathbf{C}$ two multiplexens and a one-bit full adder to perform arithmetic operations. The A register provides programmable control over the PE's actions, the A is an accumulator and the $C$ register is a carry store. The adder adds Q, C and the input to the PE, giving sum and carry outputs, which are stored in the Q and C registers respectively.

Finally, the architectural description of the DAP computer is concluded with a note on a parallel FORTRAN-based language, called DAP FORTRAN. This was specially developed to take the full potential advantage of the machine's high processing power.

### 2.3 MIMD MULTIPROCESSOR COMPUIERS

For many years the MIMD multiprocessing structures were misunderstood and they were even mistaken for many other parallel systems, such as the array processors and the multiple-computer systems, which are less promising to achieve the high performance goals as set by the fast developing computer demands. Even though, the definition of a multiprocessor system as "a computer employing two or more processing units under integrated control", proposed by the ANSI - 'The American National Standards Institute', was insufficient since the two most significant concepts for this type of computer, i.e. the sharing and interaction concepts were not included.

The most commonly accepted definition for a true multiprocessor system was suggested by Enslow in 1977 [Enslow 1977] who, in addition to the above ANSI definition, included the two following conditions:

1. all the processors which have almost equal capabilities must share access to a common memory, I/O channels, control units and peripheral devices;
2. the entire complex is controlled by a single operating system providing the interaction between processors and their programs at the job, task, instruction and data levels.

Because of the inherent flexibility of the MIMD computers the range of applications of this type of system is generally much wider than that of the SIMD computers. Although the implementation of any application suitable for parallel processing on a MIMD system is somehow a straightforward process, however a careful synchronisation
of the allocated tasks to the processors must be undertaken. By contrast, in the SIMD computer systems, the synchronisation is performed automatically whereas the additional task allocation problem of the MIMD systems does not exist since all the processors perform the same task.

Theoretically, a p-multiprocessor (a system with p processors) system is capable of achleving a speed-up of $p$, however several degradation factors which are discussed later tend to make the actual speed-up smaller. Such factors can be assumed in the overheads incurred by the synchronisation mechanism, the task allocation and the shared memory conflicts, all of which are problem-oriented.

The following paragraphs will focus mainly on some significant hardware and software characteristics of the MIMD multiprocessor systems that are required to support concurrency at the lowest possible overheads.

### 2.3.1 MIMD HARDWARE ORGANISATION

The major motivation of the MIMD computers design is the increase in the computational speed-up by the concurrent execution of instructions, organised in several sequential streams with infrequent dependencies among them, by a large pool of processors with approximately similar capabilities. Of importance to this type of structure is the mechanism to synchronise and communicate between processors. Specially, the used mechanisms can be classified into two classes, those that use a shared memory, and those that use passing messages (see [Baer 1976]. [Enslow 1977] and [Stone 1980]). The use of the shared memory which might be a multiported main
memory, cache memory or a multiported disk, results in a faster mechanism but requires all the processors to access the shared memory. Consequently, this limits the total number of processors that the system can effectively handle. On the other hand, the mechanism based on messages has a large overhead so that it is only useful when synchronisation and communication are very infrequent [Gehrig 1982].

The general class of MIMD computers was distinguished into two main classes, the tightly-coupled and the loosely-coupled systems depending on the/amount of interactions between the processing elements (see [Hayes 1978]). In the case of tightly-coupled processors, as shown in Figure 2.16, (i.e. a large number of processors sharing a common parallel memory via a high-speed multiplexed bus), the processors operate under the strict control of the bus assignment scheme which is implemented in hardware at the bus/processor interface. On the other hand, in a system with loosely-coupled processors the communication and interaction takes place on the basis of information exchange. Figure 2.17 shows a general architecture of a loosely coupled system where each processor has its own local memory. Comparing the two above classes of multiprocesor systems, the main difference lies in the onganisation of the memory and the bandwidth of the interconnection network.

Several interconnection networks with different characteristics such as bandwidth, delay and cost, ranging from the shared common bus to the crossbar switch, have been proposed. However Enslow identified three fundamentally different organisations, namely the time-shared common bus, the multiport memory and the crossbar switch.


## FIGURE 2.16: TIGHTLY-COUPLED MULTIPROCESSOR SYSTEM



FIGURE 2.17: LOOSELY-COUPLED MULTIPROCESSOR SYSTEM

The time-shared common bus interconnection scheme, as illustrated in Figure 2.18, represents the simplest form of connecting all the functional units using a single bus which incorporates some arbitration logic associated with every bus/unit interface to resolve the bus request contention since only one transfer can take place at any given time. Thus, the unit wishing to initiate a transfer, a processor or an I/O unit, must first determine the availability state of the bus, then address the receiving unit as well as determining its availability and capability to receive the transfer.


FIGURE 2.18: THE TIME-SHARED COMMON BUS INTERCONNECTION SYSTEM

By its nature, such a system is quite reliable and its cost is relatively low, however several limitations are introduced that can have serious damaging effects on both the system since a malfunction of any unit interface causes a system failure, and the total overall transfer rate. Several interconnection systems such as the use of two one-way paths and multiple two-way buses have been provided in an attempt to solve this problem of a single transfer. The former example which does not increase system complexity or diminish reliability has a comparable performance with its predecessor since a single transfer requires the use of both paths. On the other
hand, with the latter technique multiple simultaneous transfers are possible but at additional system complexity.

The most extensive and expensive interconnection network providing a separate path for every processor, memory module and I/O unit is the crossbar switch (see Figure 2.19). In the case that the multiprocessor system contains p processors and m memories, the crossbar requires pxm switches, each of which is capable of switching parallel transfers and arbitrating conflicting requests. In this system, the bus-interface logic required by the functional units is kept at the lowest level since some of the functions, i.e. transfer recognition and conflicts resolution, which are performed at every bus-unit interface, are assumed by the switch matrix. Consequently, such an interconnection is very complex (exponential growth for large $p$ and $m$ ), expensive and physically large. However, the important characteristics of this system which is shown below, are the extreme simplicity of the switch-to-functional unit interfaces and the ability to support concurrent transfers for all memory modules.


FIGURE 2.19: THE CROSSBAR SWITCH SYSTEM

The concentration of the control, switching and priority arbitration logic, which are distributed throughout the crossbar switch matrix, at the interface to the memory modules leads to the multiport memory organisation, as shown in Figure 2.20, where every processor has a private bus to every passive unit, i.e. memory and I/O units. The multiple ports of every passive unit, one for each connection to a processor, are assigned fixed priorities through which arising conflicts are resolved.

This organisation offers a high potential transfer rate within the system at a comparable handware complexity with that of the crossbar switch except for the localised logic, but with a severe constraint on the number of processors imposed by the number and type of the memory ports.


FIGURE 2.20: THE MULTI-PORT MEMORY INTERCONNECTION SYSTEM

Besides these three presented interconnection networks, there are many others which can be valuable for the multiprocessor organisation such as the Omega network [Lawrie 1975] and the Delta network [Patel 1981] and the Augmented Data Manipulator [Siegel 1979].

The interference or conflict, produced in the accessing of a shared memory, in a multiprocessor system, which is one of the factors that degrade the overall performance of the system has been investigated extensively, resulting in some exact and approximate models under various assumptions [Chang 1977], [Janek 1981], [Janek 1982], [Lillevik 1984] and [Basket 1976]. These interferences can be generally classified into two types: software and hardware types.

The first memory conflict is caused by a processor attempting to use a data set while it is currently being accessed by another processor which has eventually activated a software 'lock' mechanism to prevent any other processor from accessing the same data set. Thus, although this action forces serial manipulation of some sensitive data sets through a software mechanism, called critical region (to be described later on) it ensures data integrity in a multiple processor environment.

On the other hand, the second type of memory conflict is caused when two or more processors attempt to access the same memory module simultaneously, i.e. more than one request is made to the same module during a single memory cycle by different processors. Therefore, all but one request must wait to be served sequentially since only one access can be made per memory cycle. Thus, programs with a large number of these conflicts have greater degradation in their overall performance.

A way to reduce the processor interconnection network and the interference in the memory is to have a cache memory associated to each processor. The main difficulty with this approach is the coherence problem that appeared when shared data is present simultaneously in several caches. Another solution to this problem is to partition the physical memory into local memories while keeping the uniform access at the virtual level. To reduce even further the cost of the interonnnection network, it is useful to divide the processors into clusters and have a slower interconnection between clusters. This approach is implemented in the Cm* [Gehrig 1982].

### 2.3.2 OPERATING SYSTEM ORGANISATION

Primarily, the two software support tools required for the MIMD multiprocessor systems are similar to those required for sequential computers - namely the Operating System and the general programming system. In such a system, the efficiency of these software systems is very significant, otherwise a poor performance could destroy any cost-performance advantages that the system has gained through its hardware organisation. Thus, in order to complete the whole discussion about the MIMD architectures which previously started with some hardware organisational issues, this paragraph includes a brief discussion of some basic organisations of the operating systems while Chapter 3 deals with the parallel programming issues to fully exploit the inherent parallelism in the MIMD structures.

Conceptually, there is little difference between the system software requirements of a multiprocessor and a time-shared system (i.e. using the multiprogramming concept). From the most common functional
capabilities required in the operating system, such as resource allocation and management, table and data set protection, prevention of system deadlock, abnormal termination, I/O load balancing, processor load balancing, and system reconfiguration, only the last three are considered to be unique or substantially different for multiprocessor operating systems. More specifically, the presence of more than one processing unit in the system introduces a new dimension into the design of the operating system which can be visualised in the organisation and operation of the operating system with respect to the multiple processors.

In the design of multiprocessor operating systems at least three fundamental organisations were utilised, the master-slave, the separate executive for each processor, and the symmetric or anonymous treatment of all processors.

The master-slave type of operating system which can be found in most of the earliest multiprocessor systems is, by its nature, the easiest to implement, the simplest to operate and may be derived from a uniprocesor operating system with multiprogramming facilities by including relatively simple extensions. However, this type of system is quite inefficient in utilising and controlling the system's resources. In addition, the master processor can become a bottleneck under a heavy load, consequently, many slave processors could remain idle for longer periods since the master would not be fast enough to keep them all busy and this results in a poor performance.

In this organisation the slave is restricted to perform only the user's code while the master can execute both the executive and user's code. Since only one processor is privileged the executive
code needs neither to be replicated nor re-entrant, a fact which minimises table conflicts and lock-out problems for control tables. In the case when a slave wishes to use a service that is only provided by the executive, it must first signal its intention and then wait until the master is interrupted and the executive dispatched.

With this type of operating scheme, the entire system is subject to catastrophic failures as a result of a malfunction in the master processor. On the other hand, this organisation which requires simple hardware and software, is most effective for special applications with work load well defined or for asymmetrical systems with slaves having less capabilities than the master processor.

If some of the supervisory code is made re-entrant and replicated to provide separate copies to each processor which can execute its own executive needs then a separate execute organisation is obtained. Consequently, each processor or executive has its own set of I/O equipment, files and private control tables. However, conflicts are not completely eliminated since there are some control tables which need to be shared by the entire system. Unlike in the previous organisation, the entire system remains operational in the case of a processor failure which can be restarted, although probably with some difficulties, by the operator.

The ultimate sought after multiprocessor operating system and the most complex mode of operation is perhaps more closely approached by the symmetric organisation where all the processons as well as other system resources are treated equally. In other words, all the processors with a floating master ownership are considered as an anonymous pool of resources, each of which is capable of executing a
supervisory routine as and when required. This type of system can achieve a better load balancing over all types of resources while resolving the service request conflicts through the use of priorities. Since the same service routine might be simultaneously executed by several processors, most of the supervisory routines are made re-entrant. The unavoidable table access conflicts and table lock-out delays due to the presence of mulltiple executives are controlled in such a manner as to preserve the system's integrity. Compared with the previous schemes, the advantages of this type of operating system are the better availability of a reduced capacity, true redundancy, the most efficient use of all the resources and graceful degradation. All but the last one are self-explanatory. A graceful degradation is the ability to reconfigure a viable system from the only remaining operational components in the case of a malfunction in some of the others.

Recapitulating, three different organisations of the operating systems for multiprocessors were presented and they all, the master slave excepted, do not constitute a "pure" example of any implemented multiprocessor operating system. In fact, most of the commercial and experimental architectures have adopted a "hybrid" approach combining all the advantageous features from all of them.

### 2.3.3 IMPLEMENTED MIMD MULIPROCESSOR SYSTEMS

In this paragraph, we shall briefly present the characteristics of some of the implemented multiprocessor systems. Certainly there are several commercial and experimental multiprocessor architectures that have been developed by various manufacturers for different purposes. Some commercial ones essentially consist of extensions of a uniprocessor architecture to improve speed and reliability such as
the IBM 370/168 MP, the CDC CYBER 170 and the Burroughs B7700 (see [Satyamarayanan 1980]. Computers specifically intended for multiprocessor operations include Denelcor HEP [Smith 1981], CDC AFP [CDC 1980] and INTEL iPSC [Intel 1984] which is based on the Cosmic Cube developed at Caltech. Examples of experimental systems are the C.mmp [Wulf 1972] and the cluster of microprocessors, the Cm* [Gehrig 1982], both developed at Carnegie-Mellon University, USA.

In the Computer Studies Department at Loughborough University (UK) a group of researchers have been actively involved in an extensive multiprocessing research program leading to the development of two experimental systems, the Interdata Dual Processor and the Neptune systems. A third system, the Balance 8000 developed and commercialised by Sequent Inc, USA, was recently acquired for the development of cost-effective parallel software. In the following paragraphs, we present the different hardware and software characteristics of all these three Loughborough sited parallel systems.

### 2.3.3.1 THE INTERDATA DUAL PROCESSOR

The Interdata Dual Processor which was the first MIMD multiprocessor system developed in this Department can be classified as an asymmetric loosely-coupled system with very limited capabilities such as the small number of processors, the small size of shared memory, 64 Kbytes, the lack of any memory protection and the poor quality of the used software.

Initially, this system appeared as Interdata model 55 dual communications processor [Model 1971] which was subsequently upgraded by the substitution of the I/O processor (B), an Interdata


FIGURE 2.21: THE INTERDATA DUAL PROCESSOR CONFIGURATION
model 50 processor by an improved model, the Interdata model 70 processor.

Each processor of this twin system, as illustrated in Figure 2.21, is a 16 -bit processor, utilising 16 registers and having private access to a 32 Kbytes local memory. The local memory of processor B was expanded to provide 32 Kbytes of a virtual shared memory, though physically processor B has a memory address space of 64 Kbytes. Consequently, the shared memory access overheads (static or dynamic) are not symmetric between the processors, a fact which justified the asymmetric property. When accessing the shared memory, processor A is delayed by 1 to 1.25 sec by the memory bus interference to $\mathrm{B}^{\prime} \mathrm{s}$ direct memory access port, while processor $B$ experiences no such static delay. The dynamic overheads between these processors are also asymmetric since the access of the shared memory by one processor would 'lock-out' the other one for a complete memory cycle (1.e. 1 sec ), in the case of processor B, it is locked-out from both, the local and shared, memories. Furthermore, the reservation of the shared memory by processor $A$ at least 0.5 secs before it is actually utilised (due to the memory bus interface logic) makes the dynamic overhead more asymmetric and consequently while A is dynamically delayed by .5 secs $B$ is delayed by up to 1.5 secs.

The programs developed to run on this system can run on either processor or on both of them by initially loading common data in the shared memory and replicating the executable code in the two local memories. This twin system operates on an IBM 360 like instructions set as provided by the Interdata manufacturer. Instructions can be 16 or 32 bits long and take one or two secs to load from memory. The handware implemented floating-point functional unit allows fast computations of arithmetic operations.

Concluding, the design simplicity of the Interdata Dual Processor along with probably small financial support has led to the development of a multiprocessor system with severe limitations, however valuable experience was gained and directly reflected in the design of the subsequent system.

### 2.3.3.2 THE NEPTUNE PARALLEL COMPUIER

The Neptune system, yet another system developed in this Department in 1981, (see Barlow et al [Barlow 1981]), is a homogeneous general MIMD multiprocessor system comprising four Texas Instrument 990/10 minicomputers. Since this system was used extensively in the conduction of part of the experimental work presented in this thesis, we shall examine its hardware and software characteristics in more detail. Some other features concerning this system, such as the related programming concepts and the system performance measurements are presented in Chapter 3. The physical organisation of the Neptune system is shown in Figure 2.22.

There are two types, though physically identical, of connection buses, called TILINEs used in the Neptune system, four of which are utilised as local connections to the corresponding processors and directly coupled to the fifth shared TILINE in order to provide access to the shared resources (memory and disk). Each local bus connects the processor to its local memory with a capacity of 128 Kbytes optionally expandable to 512 Kbytes, except for processor 0 , where in addition to the increased local memory ( 384 Kloytes), two 5 Mbtes of disc drives, one fixed and the other exchangeable, are also linked. A controller with 474 Mbytes Winchester disk drive as well as a magnetic tape streamer are connected to processor 2. The


FIGURE 2.22: THE CURRENT NEPTURE SYSTEM CONFIGURATION
shared TILINE connects all the four processors' local buses via a TILINE coupler to the 104 Kbytes of shared memory and 50 Mbytes disc.

Generally speaking, in a fully symmetric and homogeneous MIMD multiprocessor system one should allow some fluctuations in the performance of the available processons and does not always except an exact performance figure for all processons mainly because of the changing atmospheric conditions which affect slightly the efficiency of the cooling system and also because of the umpredictable dynamic behaviour of the system. This is unofficially verified by the processors' performance measurements as carried out by the staff supporting the system. More specifically, the time for each processor to access its local memory is approximately 6 secs, whereas the shared memory access time is $1.41,1.12,1.31$ and 1.32 for processors P0, P1, P2 and P3 respectively. Consequently, the following relative processor speeds of $1.000,1.037,1.006$ and 0.978 were measured for P0, P1, P2 and P3 respectively, a fact that reduces the efficiency and decreases the performance of parallel algorithms, especially those with synchronisation [Barlow 1981].

Logically, the organisation of the Neptune system is such that the multiprogramming (the simultaneous co-existence of several programs) and the multi-tasking (the cooperation of several processors for the completion of a single task) modes of operation are possible but under the supervision of the user. Thus, during normal use, this system operates like four individual processing systems, each of which support multiprogramming. In this case, the shared memory or part of it can be requested by the processors in order to increase their own local memory storage. In the second mode of operation, once processors are allocated, to usually the first bidder, they are
locked-out preventing any other parallel task to execute until the completion of the current task. Because of the full symmetry observed in such a system no single processor can potentially limit the overall performance and in fact the pool of the processors works as a team under all the conditions to maximise the system's efficiency.

Commands used in the development of parallel programs specifically ensure that these programmes are split into two parts, one containing the program code and the local data and the other one containing the shared variables, which must internally reside in two separate segments. Now, a processor receiving a request to execute a parallel task, as such, this processor would be known as the initiator, must first claim sufficient space in the shared memory to load the segment containing the shared variables once its request has been granted. Subsequently, the management area is set to contain pointers to that shared segment and tasks are activated in the remaining requested processors with enough information to load the segment containing the local variable into their respective private memories before starting the execution of the intended parallel program. Except for the initiator, all the processors have a link to the shared segment which resides in the common memory.

All the Neptune's processors operate under the control of the powerful DX10 uniprocessor operating system which is a generalpurpose system with several enhanced and sophisticated features to support multi-tasking. This system features several effective packages which are subsequently presented, though in a very brief manner and the interested reader is referred to the Texas Instrument manuals [Texas] for more detailed information about any facility of the Operating System DX10.

The DX10 Operating system provides an effective tree-structured filing management system which supports multi-indexed files. The specification of a file takes the form of a succession of directory names encountered when travelling down the tree, starting from the root which can be a specific disk pack or volume until reaching the actual leaf or filename. In the case where the list is too long and becomes cumbersome, the synonym facility can be utilised to replace this long string of characters by a shorter one. For example, a directory USER.PG.DIR1.DIR2 can be replaced by the synonym DIR, which means that all files belonging to this directory can be referred to as DIR.filename instead of USER.PG.DIR1.DIR2.filename. The system will automatically evaluate the given synonym before any file operation. Additionally, the volume name can be omitted in the case when the file resides in the system volume. Such a system must be carefully designed to include some coordination allowing shared files to be created, opened, read, written, closed as well as deleted by more than one concurrent process. However, the standard DX10 limitation for only one task with the file open for writing as well as the lack of direct updating (1.e. the users of the shared file are notified of any change in the file only when the writer closes the file) are still restricting the simultaneous accesses to a single file.

From the user's point of view, the 'System Command Interpreter' (SCI) provides a friendly user interface to the system by means of displayed menus and a comprehensive prompting system, which assists in entering commands and their eventual parameters. The SCI which can be involved interactively or through a runnable program includes a check of all the given values. Besides the SCI, two additional features, the foreground and the background facilities are available
during the execution of a task. The former, which can be owned by only one user to execute only one task at any given time, automatically suspends the SCI as soonas it is invoked. On the other hand, the latter which is a multi-tasking management environment, can be invoked while the SCI is still available to process the user requests. Consequently, the state of these background tasks can be inspected at any time through the interrogating SCI commands.

The frequent hardware and software alterations or extensions that the Neptune system has to experience is bound to increase the rate of malfunctioning problems. The most common known cause for a malfunction, known as a system crash is when one or more processors fail, indicated by a fault on the front panel. A manual procedure is provided on the front panel of each processor and can be used to reload the system after dumping its contents for later crash analysis.

In order to recover from an eventual system catastrophy that could destroy all or part of the important files, the Neptune system provides a dumping mechanism, in a short (daily except Sunday) or long (monthly) term basis.

Finally, several modifications have, however, been underway for the DX10 to produce a new version (DX10 Mk 3.5) along with the instalment of new hardware equipment (such as memory, hardware floating point, resource management) and the development of some new facilities such as a new preprocessor to use on the VAX, a file transfer protocol between VAX and Neptune and the implementation of a PASCAL-PLUS compiler.

### 2.3.3.3 THE SEQUENT BALANCE 8000 SYSTEM

Recently, a third system, the Balance 8000 which was developed by Sequent Computer Systems Inc, using a new processor pool architecture was installed in the Computer Studies Department. This system dynamically shares its load among twelve architecturally similar processing units and operates under a single copy of a Unixbased operating system, known as DYNIX, capable of delivering up to 5 MIPS. The pool processing organisation requires dynamic balancing of the system workload among the processors with an effective use of all resources in general. Consequently the system automatically and continuously assigns tasks to run on any processor that is currently idle or busy with a lower priority task, meaning that a process does not necessarily run to completion on the same processor but on the contrary it may involve several processors. This balancing process is carried out transparently; neither the user nor the programmer need to be aware that the system supports multi-tasking operations.

From the hardware point of view, the Balance 8000 consists of a pool of two to twelve processors, a bandwidth bus, up to 28 Mbytes of main memory, a diagnostic processor, up to four high-performance $1 / 0$ channels and up to four IEEE-796 (Multibus) bus couplers. Figure 2.23 shows the main functional blocks of the Balance 8000 System.

Each processor is a subsystem containing three VLSI components: a 32-bit processing unit, a hardware floating-point unit and a paged virtual memory management unit. Two such subsystems are on one circuit board (see Figure 2.24 which shows the major units of a dual processor board). Also each processor contains a cache memory that almost reduces to zero all the processor waiting periods and minimises the bus traffic. The two-way set-associative cache



FIGURE 2.24: CONFIGURATION OF A CPU BOARD WITH 3 VLSI COMPONENTS ATTACHED TO EACH PROCESSOR
consists of 8 Kbytes of very high speed memory and stores recently accessed instructions and data, so subsequent requests for the same data are satisfied from the cache, rather than from the main memory.

However, with the use of these cache memories two coherence problems arise, mainly the coherence of the data between the main memory and the caches on each processor and the coherence of the data between the caches themselves. For the former problem, a write-through mechanism is utilised in order to keep the main memory up to date with all the eventual changes made in every processor's cache. In addition to the update of the appropriate cache, this mechanism would allow the same write cycle to pass to the bus and memory. In the latter case, the answer is provided by the bus watching logic implemented in every cache. Consequently, all the write cycles on the bus are monitored and the addresses are compared with those in the cache, so whenever the contents of the cache are altered, the cache invalidates the entry in question.

Significant processing time is saved by including a write-buffer in each processor which can proceed immediately after issuing a write cycle letting the buffer wait for the memory cycle to complete.

Finally, to complete the description of the components found in the processor subsystem we need to refer to the 'System Link Interrupt Controller' (SLIC) which is a chip, one for each processor and for every other board, attached to the SB8000 bus. This SLIC chip manages interprocessor communication, synchronised access to shared data structures, distribution of interrupts among the processors, and diagnostics and configuration control. The SLIC bus which is a part of the SB8000 system bus provides an interconnection for communication among the SLIC chips.

The SB8000 system bus is a 32 -bit wide, pipelined, packet bus supporting multiple overlapped memory and I/O transactions and capable of achieving a throughput rate of $26 \mathrm{Mbyte} / \mathrm{sec}$. It also supports several packet lengths and checks parity to aid in error detection.

This system provides up to 28 Mbytes of principal memory, a 4 Mbytes I/O address space that can be shared by all the processors and a 16 Mbyte virtual memory address space for each process. The Balance 8000 supports up to four memory controllers, each with an optional expansion board, reducing memory contention among processors. It also supports standard I/O throughout the system, and permits several instances of each interface to increase the I/O bandwidth. More specifically this system supports a SCSI interface for disc and tape I/O, a Multibus interface for serial communications, large disc and tape support, and user-added devices, and finally an Ethernet local area network for cormunication among systems.

From the system's software point of view, this system operates under the powerful DYNIX which is based on the UNIX uniprocessor operating system with several significant enhanced features to support multitasking. The DYNIX Kernel or executive has been made shareable so that all the processons can execute the same system calls and other kernel code simultaneously. The DYNIX system schedules the processes to execute on the processors such that the workload is well balanced. This means that any user or system defined process can run on any processor at any time and may involve several processors to complete. The DYNIX determines the minimum and maximum amount of physical memory that a given process can consume, then adjusts the memory allocation for each process between these
two bounds to maintain each process's paging rate and tune the virtual memory performance for the entire system.

Full advantage is taken of the UNIX filing system and the multiprogramming features such as pipes and forks that are automatically executed in parallel. The Dynix and the parallel programming library supply the fundamental parallel programming mechanisms such as process creation and termination, interprocess communication and synchronisation via the shared memory and UNIX signals and mutual exclusion via spinlocks.

## Chapter 3

## PROGRAMMING TOOLS AND PERFORMANCE ANALYSIS OF PARALLEL ALGORITHMS

### 3.1 PARALLELISM DETECTICN

It is certainly true that while the computer architecture - in particular the advances generated by LSI - is bringing this new revolution in computing, the programming tools to fully exploit the potential parallelism are only slowly forthcoming. Realising the serious consequences that are likely to result from any mismatch between the hardware and the software, the computer researchers have oriented much of their efforts towards parallel software engineering development.

Obviously, any parallel system is considerably more difficult from the programming point of view than a conventional uniprocessor computer since the designer is faced with additional complex decisions to make so as to balance the problem requirements against the available resources. Although the process of making these decisions in order to develop effective parallel software for a particular parallel system is still an ad-hoc procedure, the accumulation of all these individually gained experiences could well shed some light on how effective various strategies are at exploiting parallelism.

There are at least three emerging parallel software design approaches based upon the concealment (or not) of the parallelism by the hardware structure. In other terms, for some architectures, the parallelism is hidden by the hardware itself whilst for others it is revealed to the user so that appropriate decisions are made as and when needed.

The first of these approaches, the automatic translation of sequential programs or the implicit parallelism, which is outlined in Section 3.1.1, relies on sophisticated compiling techniques to partition a global task written in a high-level sequential language. With the use of this approach, it is hoped to take advantage of the huge amounts of existing sequential software. For example, a sequential program could be used to generate several versions of parallel algorithms, each suitable for a particular type of parallel computer (pipelined, array, multiprocessor, etc). Consequently, the complexity of writing algorithms is no worse than that of a uniprocessor system. In addition, if the compiler has been fully debugged, then the program decomposition is correct by construction. The disadvantage of such a method is the complexity of the compilation task that makes the approach unsuitable for most programs that are run only a few times. Also, since this approach was proven for rather simple numerical applications, for more sophisticated applications, such as non-numerical algorithms, there are doubts that it will be successful.

The second approach, which is considered in Section 3.1.2 is explicit parallelism. The programmer manages the concurrency of the application by coding directly in a concurrent language (e.g. ADA or CSP - 'Concurrent Sequential Processing') or in a high-level language with many embedded parallel constructs. Both types of languages have special statements for tasks initiation, termination, synchronisation and message passing that allow efficient coding of even more sophisticated applications. One of the most significant advantages of such an approach is that the actual architecture characteristics are taken into account so as to generate efficient parallel algorithms. Consequently a better match between the hardware and software could be obtained in order to achieve the
intended design goals that the system was first built for. For example, the algorithms, designed for an Array Processor, must be developed to keep every processing element as busy as possible to achieve a high-degree of parallelism. Therefore, in such a system, we are not primarily interested with the efficient use of the array processors but rather by the speed-up factor. On the other hand, in a MIMD multiprocessor computer, and cue to the asynchronous nature of the processors, if a processor has little effect on the run-time of the algorithm, it is better from the processors efficiency point of view to use it elsewhere on a different task (i.e. task rebalancing). Thus, in an MIMD computer, the concern is with the efficient use of the processors coupled with the speed at which the problem is solved. Due to the concurrency problem, these programs are significantly more difficult from the debugging point of view. Thus, it is a complex task to track down an error in a concurrent program.

The thind approach, advocated by Backus and Dennis, is based on the functional language model (see [Backus 1978] and [Dennis 1966]) and is implemented on most data flow computers. Relying on the programmer's ability, the former method could rapidly become unworkable as it is impossible to keep "juggling" with a large number of tasks. The functional approach, which is the most natural form of handing parallelism can achieve the highest degree of concurrency since the instructions are scheduled for execution directly by the availability of their operands. However, the high cost of implementing this unstructured low-level concurrency makes this method of less importance, at least for the present moment.

In the remaining sections of this chapter, we shall be concerned with the structure of parallel algorithms, presenting the necessary
parallel constructs used when implementing such programs, and finally by the performance analysis of this class of parallel algorithms as adopted in the Computer Studies Department at Loughborough University.

### 3.1.1 IMPLICTTT PARALLELISM

Most of the existing sequential software exhibits naturally some form of concurrency which needs only to bo didentified and then exploited in the design of parallel algorithms. One of the approaches to parallelism that relies on the implicit detection of parallel processable tasks within a sequential algorithm is the implicit approach. Several sophisticated compiling techniques were developed to automatically translate a sequential program into a form suitable for parallel processing on a particular type of parallel machine. In addition, such a process must also determine the dependency relationship among the various identified tasks so as to effectively schedule them for parallel execution.

Several automatic recognition schemes, some of which are subsequently presented, have been proposed to accomplish this detection. We should emphasise at this point that none of the presented schemes can be universally implemented since it is dependent on the source language.

In 1966, Bemstein developed the deterministic conditions which were sufficient for the parallel execution of sequentially organised processes (see [Bernstein 1966]). His proposed detection method, presented in terms of sets representing memory locations, is based on four different ways of utilizing a memory location by a sequence of instructions or tasks. These four conditions are:

1. The location is only fetched during the execution of a task
2. The location is only stoned during the execution of a task
3. The first operation within a task involves a fetch, with respect to a location. One of the succeeding operations stores in this location
4. The first operation within a task involves a store with respect to a location. One of the succeeding operations fetches this location.

Although these conditions were sufficient to ensure the commutativity of two tasks that can execute in parallel, they are very poor in deciding these factors when presented with arbitrary programs. This work was complemented by that of Fisher who presented an algorithmic implementation of the above conditions [Fisher 1967]. In this algorithm, the input and output sets of each task were used to determine the required ordering and thus the inherent parallelism.

In 1969, Ramamoorthy and Gonzalez presented a Fortran Parallel Task Recognizer using a new approach based on the computational modelling of the processes using oriented graphs (see [Ramamoorthy 1969] and [Gonzalez 1969]). In these graphs, the nodes (vertices) represented single tasks and the oriented arcs (edges) represented the allowed control sequencing of the tasks. Thus, the processes properties could be investigated by simply manipulating the corresponding comectivity matrix of the considered graph.

In 1978, Evans and Williams [Evans 1978] introduced a method of detecting parallelism in ALGOL-type programs, providing the required translation code for many particular language constructs such as loops, conditional branches and assignment statements. The
implementation of these constructs was performed by Williams in 1978, who presented an ALGOL 68-R program describing how a multipass compiler can detect the potential parallelism. This compiler was subsequently extended to include two more stages, the Analyser and the Detector programs. The role of the analyser was to partition a given program into logically independent tasks, such as sub-programs, loops etc, which are then examined by the detector to determine whether there is a parallel relationship between them.

One of the most studied detection schemes that has been given much consideration is the implicit detection of the inherent parallelism within the computation of arithmetic expressions. Because of the sequential nature of most of the uniprocessor systems, the run-time of any arithmetic expression computation is always proportional to the number of operations. This run-time can be further reduced on a parallel system by concurrently processing many parts of the expression. In fact, the commutativity and the associativity were extensively used in order to reduce the height of the computational tree representation. For example, the expression (a*b* $d$ * ${ }^{*} e^{*} f^{*} g{ }^{*} h$ ) can be rearranged in a form suitable for parallel processing $\left(((a * b) *(c * d)) *\left(\left(e^{*} f\right) *(g * h)\right)\right)$. As it can be seen in Figure 3.1 which depicts the tree representation of the above expression for a sequential and a parallel processor respectively, the run-time was reduced by four time units.

There is much literature about algorithms dealing with the detection of parallelism at the arithmetic expression level, some of which are those proposed by Squire [Squire 1963], Hellerman [Hellerman 1966], Stone [Stone 1967], Baer and Bover [Baer 1968], Ramamoorthy and Gonzalez [Ramamoorthy 1969], and Muller and Preparata [Muller 1976].


FIGURE 3.1: TWO POSSIBLE BINARY TREE REPRESENTATIONS OF THE EXPRESSION $a^{*} b^{*} c^{*} d^{*} e^{* f * g * h ~ F O R ~ A ~ S E R I A L ~ A N D ~ P A R A L L E L ~ C O M P U T E R ~ R E S-~}$ PECTIVELY

(ii) Parallel Computer

By all means, this is not intended to be a complete survey of all the proposed methods, but only an attempt to emphasize the major interest in this area. However we should complete this presentation with the work of Kuck [Kuck 1977] and Wang and Liu [Wang 1980].

In some particular cases, the use of the commutativity and associativity properties does not always lower the height of the computational tree. Kuck studied the effectiveness of the application of the distribution at reducing the tree height to its minimum value. Although this technique may involve some overheads, it, however, generates a faster parallel algorithm (see Figure 3.2).

Finally, Wang and Liu introduced the concept of the 'parallel Execution String' (PES) which, unlike the previous methods, can also detect parallelism at the statement and block levels in order to maximise the amount of concurrency. They also designed two algorithms that translate arithmetic expressions into PES's.

### 3.1.2 EXPLICTT PARALIELISM

In this approach to parallelism, the programmer has to specify explicitly those tasks that can be performed concurrently by means of special parallel constructs added to a high-level programming language. Although these programming constructs can be time consuming and difficult to implement they can offer significant algorithm design flexibility; in other words, many different possible structures of the same algorithm can be analysed until a satisfactory version is obtained.

Considerable research has been done on this approach with a particular interest on those parallel task issues such as task


FIGURE 3.2(a): $\begin{aligned} & \text { TREE REPRESENTATION OF THE EXPRESSIONS } \\ & \quad a^{\star}\left(b * c^{*} d+c^{*} d^{*} e+d^{*} e^{*} f\right)\end{aligned}$


FIGURE 3.2 (b): TREE REPRESENIATION OBTAINED BY 'DISTRIBUTING' a. THE HEIGHT IS THUS REDUCED FROM 5 TO 4
declaration, activation, termination, synchronisation and communication of which the latter two are the most significant. First, we shall present some of the synchronisation and communication mechanisms that have been proposed and then introduce the different techniques used to express concurrency.

If several concurrent processes are sharing a critical data item, then they must synchronise their operation so that at most only one of them is in control of that data (mutual exclusion). Although this process synchronisation can effectively ensure data integrity it unavoidably forces sequential handling of the-shared data by the created processes.

In a paper published in 1965, Dijkstra suggested the utilisation of semaphores and introduced two new primitives ( $\mathbf{P}$ and $\mathbf{V}$ ) that greatly simplified process synchronisation and communication [Dijkstra 1965]. A software implementation of these two primitives in terms of an indivisible instruction, the test-and-set instruction, was installed in many systems. Although the utilisation of semaphores successfully allowed a harmonious cooperation between several processes, it has not reduced the total interference when a large number of variables are shared.

Other synchronisation primitives that serve the same functions as $P$ and $V$ have been suggested. For example Dennis and Van Horn [Dennis 1966] suggested a very straightforward mutual exclușion lock out mechanism. Critical regions, i.e. the set of instructions that manipulates the critical data, are enclosed within a LOCK W - UNLOCK W pair, where $W$ is an arbitrary one-bit variable.

In general, many difficulties may arise when using these low-level synchronisation mechanisms since they do not facilitate the compiler's role in checking possible error conditions. More specifically since a semaphore can be used to solve arbitrary synchronising problems, a compiler cannot conclude that a pair of $P$ and $V$ operations on a given semaphore delimits a critical region, or that a missing member of such a pair is an error. The compiler will also be unaware of the correspondence between the semaphore and the common variable it protects. Thus, a compiler cannot give the programmer any assistance in establishing that a program is error free with absolute certainty.

At least three high-level synchronisation and communication mechanisms have been proposed. For instance, the conditional critical regions (see [Hoare 1972] and Hansen [1973]) and the monitors (see Hansen 1977) concepts have significantly reduced the potential amount of interference by grouping the shared variables into resources, with exclusive access to them. In the former concept, a process is allowed to test the state of a resource before entering a critical region to determine whether the corresponding operation is permissible or not, and if it is not, to wait until other processes have brought the resource into a state by which the operation is permissible. On the other hand, with the latter concept which is a language construct, the compiler is informed about the shared data structures as well as the operations (or procedures) that processes can perform on them. Thus, functionally a monitor is a collection of data and procedures operating on this data, shaned by several processes on a mutual exclusion basis. The operations WAIT and SIGNAL, initially suggested by Campbell and Haberman [Campbell 1974] for synchronisation purposes, are very useful for requesting and releasing resources.

Unilike the previous two concepts which are essentially centralised facilities, the third one, the ADA-Rendezvous concept is more oriented towards message passing between processons in a distributed system environment (see [Hoare 1978]). When two processes decide to rendezvous, the first one to arrive at the rendezvous point is blocked until the arrival of the second. Many other powerful facilities are also provided in the ADA which is considered one of the most powerful languages. However, since the use of these complex constructs could lead to potentially more sharing, a special care should be taken when implementing an application program in this language.

The utilisation of the critical section is without any doubt the most effective way to reduce interference amongst active processes. In this concept, which is implemented in the Loughborough multiprocessor systems, the section of the program code that accesses the critical data is called critical section and it is executed by only one process at any time. Two operations, \$ENTRY and \$EXIT, ensure that this section is shared between processes on a mutual exclusion basis. In the case of arising access conflicts, a protocol is provided so as to schedule one of the contending processes to enter the critical section. This will be complemented by a detailed study in the following paragraph when we examine the actual implementation of some of the parallel constructs in the MIMD multiprocessors currently operational at Loughborough University.

Several mechanisms for expressing concurrency have been developed in the form of additional parallel constructs. For instance, COBEGIN [Dijkstra 1968] or PROCESS declaration [Hansen 1975] were utilised to specify those parts of the program that can execute concurrently,
distinguishing between the local variables and the shared ones. Another example is the PARALLEL FOR [Gosden 1966] which generates for every iteration of the ALGOL for statement a separate parallel process.

In 1965, Anderson [Anderson 1965] introduced five parallel constructs, the FORK, JOIN, TERMINAIE, OBTAIN and RELIEASE statements which are presented below in an ALGOL-68 format:

```
    <Fork statement>::= FORK <Label list>;
    <Joint satatement>::= Label: JOIN <Label list>;
    <Terminate statement>::= Label: TERMINATE <Label list>;
    <Obtain statement>::= OBTAIN <Variable list>;
    <Release statement>::= RELEASE <Variable list>;
```

where
<Label list>::= Label/Label, <Label list>;:
<Variable list>::=Variable/variable, 〈Variable list>.

The FORK statement is used to generate as many parallel tasks as there are labels in the list, initiating the control of each one at the address specified by the corresponding label. All the labels must be locally defined, i.e. only those labels used within the block scope in which this statement is utilised. As an arbitrary parallel program (see Figure 3.3 which depicts a typical program using these parallel constructs) can include many forks at different levels, the next sequence of tasks may only be initiated when all the forked tasks of the previous level have completed their execution. However, few exceptions, such as a branch operation to alert an I/O unit for a momentary utilisation, do not have to be completed before more tasks are initiated. In some cases, it is sometimes desirable to release some of the processors without the


FIGURE 3.3: THE FORK/JOIN TECHNIQUE
initiation of further tasks. To achieve this, an IDLE statement has been proposed [Gosden 1966].

The JOIN statement which is closely associated with the above statement is used to terminate the parallel processes that have been forked and a single task may subsequently follow. This is implemented by including a code that causes test bits to be available, thus allowing the forked paths to be synchronised after they are completed. Every generated task must include at the end of its code a branch operation to the JOIN statement.

In the ALGOL-60, the recursive subroutine call mechanism relies upon finding a condition that allows a normal exit from this subroutine at execution time. Since the FORK-JOIN concept is functionally identical to a recursive call ${ }^{1}$, it was necessary to include the TERMINATE instruction to explicitly de-activate some of the unnecessary tasks.

The JOIN and TERMINATE parallel constructs are currently implemented as control counters being initialised at the compilation time by the number of labels appearing in the list. When one of these two instructions is executed, the content of the counter is decreased by one and then compared to zero. If this content is greater than zero then a task has just completed and the processor is free to go and execute another pending task; otherwise, this processor has to synchronise until all the remaining (if any) ones join it.

The OBTAIN statement is used to provide exclusive access to the listed variables by a single process. Consequently, this mechanism

1. In fact, tasks are forked sequentially until the exhaustion of the label list.
can avoid mutual interference by locking-out other parallel tasks from the use of these variables. The multiple handing of a list of variables by several concurrent processes requires that these resources are shared or are common to all the processes, a fact which explains that all the variables used with the OBTAIN statement must be defined in higher level blocks.

The logical counterpart of the OBTAIN statement is the RELEASE statement which is used to selectively de-allocate all those nolonger required shared variables. Thus, any process waiting to access shared variables can eventually proceed if its list of variables is made available.

A similar concept to the OBTAIN/RELEASE pair is the LOCK-UNLOCK concept which was introduced by Dennis and van Horn [Dennis 1966] in 1966. One of the major difficulties of this concept when operational is the deadlock problem which can result from several different situations. The most classical are these two: (1) the pre-emption of a process with the lock activated by a higher priority computational process, and (2) when two processes try to acquire exclusive access to two shared variables but in reverse order to each other. Each is preventing the other to proceed since it is holding a variable requested by the other. Consequently neither of them can execute (deadlock). One obvious solution to the first case is to inhibit interrupts between the execution of the LOCK and UNLOCK pair whereas there seems no apparent solution to the second problem apart from detecting the deadlock and try ance more.

In conclusion, all the above presented constructs are directly implemented as library functions and supplied with enough information so as to be able to generate and control parallel
activities. In particular, the FORK statement would be substituted at the compliation time by a special code that when executed would create as many parallel tasks as the number of labels following the FORK statement. Each of these tasks is assigned to the available processors and usually the first task is assigned to the processor that carries out the FORK statement itself. In the case that the number of created processes is greater than the number of available processors, the excess tasks are kept in a queue until a processor becomes free.

All the labels used in a parallel program are cross-referenced at the compilation time by arranging them on a forward reference list which is loaded by all the labels contained in the labels list of an instruction. When a label is encountered, this list is searched and if this current label is found, it is removed from the list and a special heading information (may include code length, data etc) is generated just before the labelled block.

### 3.2 PARALLEL PROGRAMMING SUPPORT OF THE LOUGHBOROUGH MIMD SYSTEMS

Finally, to complete our discussion about the Loughborough multiprocessing systems which was previously started by outlining their hardware and software characteristics (see Section 2.3.3), we shall present in the following sections the parallel programming concepts as implemented in such systems. The provided facilities would allow the parallel program designer to define in a simple manner the creation and termination of parallel processes (or paths), which data is shared between paths, and a reliable update operation of certain shared data structures [Barlow 1981].

For instance, let us consider an arbitrary algorithm consisting of five smaller segments, S1, P1, P2, P3 and S2 as illustrated in Figure 3.3(a). Of these segments, P1, P2 and P3 are assumed to be independent and so they can be executed in parallel. The parallelisation of this algorithm leads to the one shown in Figure 3.3(b), where after the execution of segment S1, three parallel paths are created and executed; after the completion of these paths, the segment $S 2$ is executed. Thus, this simple example illustrates many of the important issues to be considered when a parallel algorithm is being designed.


FIGURE 3.3(a): SEQUENTIAL FIGURE 3.3(b): PARALLEL ALGORITHM Firstly, a number of parallel paths, not necessarily equal to the number of online processors, should be created; and no matter how many processors are assigned to the job, each path should be executed by only one processor locking out all the others. This is achieved differently on the Neptune and Balance systems. In the former system, each path is executed until completion on the same
assigned processor while on the latter, the same path may involve its execution by several processors due to the dynamic re-balancing of the processors.

Secondly, data is defined in S1 and used in P1, P2 and P3 should be made available to all processors, more specifically to those executing these paths. Data defined in S1, P1, P2 and P3 should be made accessible to the processor executing the segment $\mathbf{S} 2$.

Thirdly all the created parallel paths should be completed before the execution of the segment S2. Another more significant issue which is not apparent in our simple example and worth mentioning at this stage is the mutual exclusion. Assuming that all the parallel paths require to access a shared variable to update it, it is necessary to include a synchronisation mechanism to prevent the shared data from being corrupted.

Thus, as we can see, there are three major factors which have to receive special consideration in a parallel algorithm, namely they are the creation and termination of parallel processes, the interprocessor communication, and the process synchronisation and mutual exclusion.

These required features which are essential in supporting parallel programming are provided either as library routines (e.g. in the Balance 8000 system) or as enhancements to the programming language (on the Neptune system).

Since all these multiprocessing systems were hurriedly implemented several decisions were made depending on what was available on site. For instance, between the two available languages, in the Neptune,

FORTRAN and PASCAL, the former was selected as a host language for the parallel constructs. Another example is the implementation of the extensions to the FORTRAN language as introduced on the Neptume system on the newly acquired system so that most programs can be easily transferred from the Neptune to the Balance without major modifications except perhaps, for the extra restrictions imposed by the compiler. However, the Balance 8000 system provides a library of subroutines which can be used as they are or as a basis for developing customised routines, tailored to specific needs, to support parallelism in all the available languages (i.e. FORTRAN, PASCAL and C). To be more specific, the library provides routines that will initialise a shared memory, of a desired size and virtual address, initialise all the synchronisation services, dynamically allocate shared memory, provide synchronisation mechanisms (blocking, locking and unlocking), determine the number of currently configured and online processors and, finally, perform processor termination and clean-up.

As with the Neptune, the introduced pseudo-FORTRAN syntactic constructs are converted to FORTRAN calls to parallel library routines by a preprocessor program that runs before the normal FORTRAN compiler. The following sections describe the routines the Balance parallel programming library provides and also the pseudoFORTRAN constructs.

In a common memory multiprocessing system, variables loaded in shared memory are accessible to all processes in the same way that global variables are accessible to all subroutines. The way the shared variables are allocated to the shared memory depends on the programming language; in C programs they are allocated dynamically, whilst in FORTRAN programs they are allocated statically. The
pseudo-Fortran construct to declare shared variables is:

## \$SHARED variable list

This is somehow equivalent to the COMMON statement and has the effect of loading the listed variables into the shared memory whilst the rest of the data, including the program code, is loaded into the local memory.

The use of labelled COMMON statements is another alternative of declaring shared variables. In this case, the label names should also be declared in the compiling command to inform the compiler which COMMON blocks are shared. In fact, the \$SHARED construct itself, is expanded to a labelled COMMON statement, with a preset label name, after the preprocessor stage.

Synchronisation (or coordination) between parallel processes is a requirement that must also be taken into consideration in any MIMD multiprocessor system, otherwise shared resources cannot be prevented from being corrupted whenever more than one process accesses the same data structure simultaneously. Several synchronisation approaches that enable shared resources to be accessed in a controlled manner have been proposed. The algorithms proposed so far can be broadly classified into two groups, resourcemaster and bartering (although some work has been couched in terms of communicating sequential processes) [Newman 1984].

In the resource-master class of algorithms, as its name implies, the resource is always owned by one processor which after using it passes this resource to another processor wishing to become the owner (or the master). It is the current resounce holder that is in
a position to allocate the resource; thus the most that can be accomplished by the others is to indicate their wish to become the resource owner.

In the case of a resource-sharing system based on bartering, the resource is usually unowned. A processor wishing to own the shared resource has to perform a bidding algorithm at the same time as any (and possibly many) other processors which also desire to use the same resource. The bidding algorithm must ensure that only one processor owns the resource.

Comparing the performance of these two approaches under different workload situations (i.e. the amount of processor interference over the resource), the authors of the above mentioned paper proposed an altemative algorithm, the hybrid approach*, that behaves either as a bartering or as a resource-master algorithm depending on the amount of resource utilisation. More specifically, if the resource is found to be already owned, then it is assumed that eventually the ownership will pass to the processor on the resource-master basis, and it can wait passively for this to happen; otherwise it has to proceed to the 'active' bartering algorithm. Through a simulation study, the hybrid algorithm showed better performance characteristics than the resource-master and the bartering algorithms taken separately.

The task synchronisation and mutual exclusion problems are tackled on the Balance 8000 system by the provision of semaphores which ensure the coordination of the multiple processes actions. The

[^4]simplest of these are the lock (also known as spinlock) and counting/queuing.

To ensure exclusive access to a shared data structure by a single processor, a lock with two possible values (locked and unlocked) is utilised. A processor wishing to have exclusive access to a particular shared data structure must wait until the lock associated with that data becomes unlocked, indicating that no other processor is accessing the data. The processor then locks the lock, accesses the data structure, and unlocks the lock. While a processor is waiting for a lock to become unlocked, it spins in a tight loop, producing no effective work - hence the name of spinlock. It is impossible for two processons to acquire the same lock at the same time since the hardware locks provided on the Balance system are atomic locks (i.e. the actions performed to acquire a lock are performed as a single indivisible action).

The counting/queuing semaphores can be very useful in the case when several processors are waiting for the same lock, since it is not guaranteed that the first requesting processor would be the first to acquire the lock. The counting/queuing can also be used for managing several instances of a given resource.

Semaphores can also be used to handle events (an event is something that must be awaited for before a process can proceed) and to raise or lower barriers (a barrier is a synchronisation or rendezvous point for two or more processes) depending on the program.

As mentioned before, a critical region is a section of a parallel program code forced by the user to be executed by one processor at a time in order to safeguard the integrity of the shared data
structures manipulated within this segment. The critical region starts with a lock operation and ends with an unlock operation. Figure 3.4 shows how the lock mechanism is utilized to prevent multiple processors from executing the same critical region simultaneously. It indicates clearly what happens in the case when three processors try simultaneously to execute a critical region. All processons attempt to acquire the associated lock immediately, but only one succeeds. For our example we assume that P1 is the successful one; thus P2 and P3 must wait spinlocking while P1 executes the protected program code. When P1 releases the lock, P2 and P3 again attempt to acquire it, and this time P2 wins, P3 must wait again.


FIGURE 3.4: USE OF A LOCK IN PROTECTING A CRITICAL REGION

The system provides up to eight software resources which can be exclusively owned by only one processor at a time. These resources are declared using the pseudo-Fortran construct:

## SREGICN name list

where the names in the list are FORTRAN-like names. The scope of the above statement is the \$END canstruct. Two constructs, namely the \$ENTER and SEXIT have been implemented to respectively claim and release a resource. Consequently a critical region can be set as shown below

## SENIER Resource 1

code
\$EXIT Resource 1

Actually these two constructs are converted to a lock and unlock operation respectively. The same resource can be used to protect different but not nested critical regions, which may also include subroutine calls. Although claims for resources can be nested, the user should pay considerable attention to this matter so as to avoid the possibility of deadlock situations arising.

In both multiprocessing systems, the Neptune and Balance, the FORK/JOIN pair of library routine calls are used for the purpose of creating and terminating multiple parallel processes. In fact, these two terms were significantly used in the literature to describe the process of switching from a single instruction stream to multiple instruction streams (fork) and then back again to a single stream (join). However, the Balance library routine call to a fork) procedure generates a new (child) process which is a duplicate copy of an old (parent) process, with the same data, register contents and program counter. The child process also has
access to the same opened files and shared memory space as the parent. As we have just seen, physically there is no difference between the two types of processes, however for some reason it is required to establish the parent-child relationship between the processes by returning zero (0) to the new forked process and the child's process ID to the parent. From this point the parent and child are two separate entities that can be performed separately.

Since it is relatively expensive to initiate new processes on the Balance system (about 60 milliseconds per process) it is quite normal that the number of fork/join calls should be kept to its lowest required value. Therefore, a parallel application typically generates as many multiple processes as it is likely to need at the beginning of the program and does not terminate any of them until the complete execution of the whole program. Thus a process which is not needed during certain code sequences, can either wait in a busy loop or relinquish the processor until it is needed. By contrast, the cost of this latter operation is between 1 to 2 milliseconds.

Three pairs of pseudo-FORTRAN constructs to generate/terminate parallel paths have been implemented. These are the \$FORK/\$JOIN, \$DOPAR/\$PAREND and \$DOALL/\$PAREND parallel constructs which are explicitly outlined below.

The first type of construct is used to generate parallel paths with different codes. A typical segment of a program using the \$FORK/\$JOIN construct might be:

```
\$FORK label \({ }_{1}\), label \(_{2}, \ldots .\). label \(_{m}\); label
label \(_{1} \quad\) code \(_{1}\)
label \(_{2} \mathrm{code}_{2}\)
label \(_{\mathrm{m}} \quad \operatorname{code}_{\mathrm{m}}\)
label: \$JOIN
```

where each code $i$, except for code $_{m}$, must include, as its last instruction, a GOTO statement branching to label.

This construct is analogous to a computed FORTRAN GOTO; it generates $m$ parallel paths, each starting at the corresponding labelled instruction. The GOTO statement included at the end of each code segment, except segment $m$, is used to force all the paths to terminate at the label of the \$JOIN statement.

Alternatively to the above construct, the \$DOPART/\$PAREND can generate and terminate paths with identical code. The general syntax format of such a construct is depicted below:
\$DOPAR label var $=\exp 1, \exp 2, \exp 3$
code
label SPAREND
where var is an integer variable, and exp1, exp2 and exp3 are integer expressions (exp3 may be omitted if it is equal to unity).

This pair of parallel constructs is similar to the FORTRAN DO/CONTINUE statement. It creates ( $\exp 2-\exp 1$ )/exp3 identical paths, each with a different value of the loop index, var. Thus the indexing of the loop allows different paths to evaluate different results. The number of generated paths can be as large as the highest positive integer that can be represented on the Balance $(2,147,483,647)$.

In order to generate exactly as many identical paths as there are processors, each of which is forced to execute one and only one path the \$DOALL has been provided. The format of how to use this construct is:

SDOALL label
code

## label \$PAREND

This is very useful to initialise data or obtain timing information from all the activated processors. The difference between this construct and the two previous ones is that there is a unique path associated with every configured and on-line processor. The \$PAREND statement, as used in SDOPAR and \$DOALL, is used to indicate the terminate point for all the created paths.

Despite the fact that nesting is allowed, one should notice that the local variables of an ancestor path are not available to the children paths. However under the current implementation, all the index values of the parents, together with the index value of the path, are restored prior to the execution of a path.

In addition to these parallel constructs, there are three other necessary constructs. One of these, SUSEPAR, which must be the first executable instruction of a parallel program, is used to enforce all, but one, processor to wait until more paths are created for them to execute.

The remaining two are the SEND and \$STOP which are replaced by the preprocessor program into FORTRAN statements END and STOP respectively. The \$END statement is used to force checking at precompile time that the nesting of parallel syntactical constructs is complete within each individual subroutine code. Whereas the FORTRAN STOP ensures the graceful termination of the program.

### 3.2.1 THE USER-INTERFACE TO THE NEPTUNE SYSTEM

Unlike the Balance 8000 system which provides a powerful user interface through the UNIX Operating System and its parallel extension version DYNIX, the Neptune parallel computer has seen few developments in order to enhance its user interface, the SCI 'System Command Interpreter', mentioned in the previous chapter (see Section 2.3.3.2). Several special commands which can considerably simplify the process of implementing parallel applications on the system have been introduced. They are broadly grouped into two classes; the first class is a set of commands related to the creation of executable code (or the so-called load module) from the user's source program. The second set of commands is related to rumning the load module.

After the source program has been finalized and fed to the system using various SCI commands, in particular the XE- 'eXecute Editor,
the next stage can begin, involving the compiling and linking of the desired source program so as to provide the load module.

There are several commands which can be used in the process of creation, deletion and installation of load modules. The most important one used to create load modules from the user's source program is the XPFCL* - 'eXecute Parallel Fortran Compile and Link' Command which involves the following main stages:

1. pre-process the user's source program by converting all the included parallel constructs into their equivalent FORTRAN statements,
2. compile the resultant FORTRAN program,
3. link the obtained compiled code with available FORTRAN libraries and machine code written routines to control parallelism, and
4. store the created load module in the user's defined program file.

At the end of each one of the above stages, the system outputs a progress report in the form of ERROR/NO ERROR message to the user. In the case of an error occurring during any stage, the current command is terminated and an explanatory message is output to the file associated to that task stage. The file can then be viewed using the SF - 'Show a File' Command.

In Figure 3.5, we can see how a source program file, M.PARSYS.SOURCE, is 'XPFCLed' to produce the program load module named by SEARCH. The output from the pre-processing, compiling and

[^5]PARALLEL FORTRAN PROGRAM COMPILE AND LINK<br>SOURCE: M.PARSYS.SOURCE FMPLIST: .TMP.FL COMLIST: .TMP.CL LINKLIST: .TMP.LL NAME: SEARCH

FIGURE 3.5: THE SCREEN DISPLAY OF THE XPFCL COMMAND
linking stages are written to the following files: .TMP.FL, .TMP.CL and .TMP.LL respectively.

Besides the XPFCL command, which in fact produces a parallel load module (i.e. consisting of 2 segments: a segment for the shared data and another one for the code and local data), additional commands such as the XPFCLS and XPFCLN commands have also been introduced. These commands are similar in that they both produce a sequential load module but with different characteristics; the module produced by the former command would cause the shared data to be loaded in the local memory while in the case of the latter command it would be loaded in the shared memory. As we shall see in the following section (3.3), these modules are very useful in determining various overhead timings of a parallel program.

Other commands related to the complling/linking phase are, the DPT 'Delete Parallel Task', the IPT - Install Parallel Task', the MPF 'Map Program File', the WAIT - Wait for background task to complete', and the KPT - Kill Parallel Task' commands. For the first two commands, the system prompts [NAMES:](NAMES:) and waits for the load module name to be typed in. The DPT, as its name suggests, deletes a named load module before a new one is installed whether as a result of executing the XPFCL command or by using the IPT command. This deletion is necessary since it is not possible to overwrite an already existing load module. The user can use up to 256 differently named load modules.

To recover from a failure in the installation phase of the compiling/linking task, due to the already existent installed name, the user can still install the load module from the linked output, by issuing the IPT command rather than repeating the whole process of compiling/linking. In the case that an installed program name has been forgotten, the list of all defined names can be viewed by using the MPF command.

The last two of the above listed commands are used to manage the parallel tasks running in the background environment; the WAIT command causes the SCI to wait until the background task is completed, producing a termination report, while the KPT command 'kills-off' this background run.

The next phase that logically follows a successful creation of a load module is the task of rumning the resultant module whether to debug it or to measure its rum-time etc. Whatever the reasons are, the user should, prior to the actual program run, assign all the

Imput/Output channels, included in the FORIRAN program, with a file or device name by using the command AS - 'Assign Synonym'. Alternatively, if direct Input/Output communication with the user terminal is preferred then the units 5 and 6 (used in a FORTRAN READ or WRITE statement respectively) should be assigned to the value 'ME'. Thus a program under the above unit assignments would accept all the input from the keyboard and outputs all its results to the screen.

In order to run a load module the XPFI - 'eXecute Parallel Fortran Program' is used. As it can be seen in an example of an XPFT session shown in Figure 3.6, the user should specify the required processors, the name of the load module, and whether this execution is to be performed an a foreground or background basis environment. However a background task should not involve any input/output operation to the terminal. The state of a background can always be inspected since the SCI still remains operational.


FIGURE 3.6: XPFT COMMAND

In the Neptune system, processors are numbered 0 through 3 and any combination of them can be used to execute a parallel program, as long as the initiating processor (i.e. the one 'logged in' on) is included in the list. Errors occurring during program execution as well as terminating conditions from each involved processor are reported to the user. A listing of the commonly known run-time errors is given in [Texas Instruments, VI]. In the case of a correct program execution the system reports the following message:

STOP 0
NORMAL PROGRAM COMPLETION
from each processor. Figure 3.7 shows a typical XPFT report of a non-running program which was stopped by a 'break key'.


FIGURE 3.7: A TYPICAL XPFT REPORT FROM 3 PROCESSORS

Sometimes, the same XPFT is performed several times so that an average run-time behaviour can be deduced. Therefore, a more advanced execution command, the XPFR - 'Repeated' can be utilised.

Finally, the SOPR - 'Set up Overnight Parallel Run' which allows runs to be made at night rather than requiring exclusive access to the whole system during program timing, has also been provided. A user may during one log-in session, set up to ten overnight jobs, each consisting of a certain number of executions of the same program with the same data on various processor combinations. Then, the system enters every run in an XOB - 'execute Overnight Batch queue' which will be served on the first-in-finst-out basis with a maximum allowed processing time of 120 minutes per job. The user has limited access to the $X O B$ queue, which can only be viewed by using the XOBQ command. However, job entries which are no longer desired can still be removed from the queue using the XOBD - 'XOB Delete' command.

### 3.2.2 PARALLEL CONIROL SCHEME IN THE NEPTUNE SYSTEM

A schectuling procedure that implements the parallel path execution scheme for XPFCL was originally developed by Dr H Barlow. The scheduler algorithm is based on the utilisation of a shared array of up to 75 path descriptor blocks*, mutually protected through shared resource number 9. Each path descriptor block contains the following information:

- starting address of this path
- address of the parent path descriptor block

[^6]- variable index address (for a DOPAR construct)
- current value of the index value
- processor id, scheduled to execute this path (0 if any), and
- count of active children paths.

The routine INIT, derived from SUSEPAR construct, initialises every path descriptor block as empty and then sets up a single block describing the first sequential segment that starts the program. All the processors but one try to get a path to execute by calling the scheduler program. In the case when there are no paths to execute, the inquiring processor is forced to wait by entering an idle loop within the schectuler itself before having another go. The wait cycle time is 10 ms ).

When a processor executes a FORK subroutine, known to the parallel programmer by its equivalent parallel constructs (1.e. SDOPAR, \$DOALL or $\$ F O R K$ ), the array is searched for as many empty blocks as the number of paths to create. If the search is successful, then for each created task, a path descriptor block is entered in the array, otherwise the error message is reported and the calling processor enters an idie loop before re-scanning the array until sufficient empty blocks are found.

For the \$DOALL construct, a path descriptor block is created for each activated processor. As a consequence of the one-to-one relationship between processors and paths each processor id is set on one of the selected blocks.

On the other hand, the \$DOPAR creates a block for each index value of the construct variable and sets this value in the created block. Conceptually, any processor may choose any one of the DOPAR path
blocks, however, since the array is scanned in some orderly fashion, the index values are chosen in the same order as for the sequential DO-10op. When taking a DOPAR path to execute the index variable is set to the index value held on the block, therefore this variable must be in private memory otherwise several processors would try to set the same location.

Logically, \$DOPAR should be allowed to be used in any nested structure of unlimited levels. However, due to the complexity of the introduced problem, namely the parent path index variable may not hold the same value as that of the parent of the current path, the nesting levels were limited to only four. More specifically, consider an example of a program, such as the one shown below, using nested \$DOPAR construct:

300
200
100

| \$DOPAR 100 |  | $\mathrm{I}=1,3$ |
| :---: | :---: | :---: |
| SDOPAR | 200 | $\mathrm{J}=1,3$ |
| \$DOPAR | 300 | $\mathrm{K}=1,2$ |
| WRITE | $(6,10)$ | I, J,K |
| \$PAREND |  |  |
| SPAREND |  |  |
| SPAREND |  |  |

Obviously, this is not an efficient parallel program since the WRITE instructions which may be issued in parallel are, in fact, performed sequentially after being queued on the spooling device. When a processor get a new path from the K-\$DOPAR (after possibly executing another one of the same type), the $I$ and $J$ values left from the
previous path execution might not be the same as that of the parent of the taken paths. This is a result of the fact that a processor selects a path from the available SDOPAR created paths irrespective of the previous executed one on that processor. The solution to this problem is to get all the index variable values of the parents by backtracking the array structure and copy them in the local memory before the actual path execution. This solution has a significant disadvantage since the time to set up the parent index values for each executed path is proportional to the depth of the nested structure. Fortumately, nested \$DOPAR's are so rarely found in parallel programs that the overheads of setting up the parent values are almost negligible.

As indicated earlier, parallel processes are terminated by a CALL to the JOIN routine, obtained from pre-processing the \$PAREND/\$JOIN constructs. When called, the JOIN routine decreases the count of active children by one, if the count is zero, indicating that there are no outstanding paths to execute, then the parent path descriptor block is released by setting it empty and the caller can (if allowed) execute any path following the Join construct.

Finally, all the operations that modify the contents of the shared array are made within a critical region, governed by the same resource (resource nine). The benefit gained from such an organisation is that the TIMOUT routine will return the number of accesses and wait cycles involved in the scheduling control, as well as any other additional used resource in the program.

When the XPFCL path execution scheme was used to run parallel programs, its deficiencies were slowly identified. The problems encountered are the following:

1. The limit of 75 path descriptor blocks was found too low. Even though it has been seen that the most efficient parallel programs tend to utilise a much smaller number of paths, it is, sometimes, quite useful to be able to measure the actual performance degradation as more paths are created. Thus, very often, the limit is far exceeded;
2. The structuring of the path descriptor blocks as an array rather than a list, increased the parallel path scheduling overhead by a term quadratic in the number of created paths. This is so, since the empty blcks are unnecessarily scanned when searching for a new path to execute. A queue organisation of two separate lists would significantly reduce this effect;
3. The critical resource routines \$ENTER/\$EXIT are based on the hardware indivisible test-and-set instruction which locks out the shared memory during the execution of the critical region code. Consequently the memory would be locked for a longer time than any other instruction and this has resulted in the occurrence of several memory time-out faults. A combined resource sharing algorithm, developed in the Department of Computer Studies, has successfully eliminated these memory faults but at the expense of an increased execution time;
4. It is not necessary to utilise a block for each \$DOPAR path. If a single block is utilised to describe a set of \$DOPAR parallel paths, the block management operations would be simplified and thus reduce the parallel path scheduling overhead.

The suggested new facilities to solve the problems introduced by the XPFCL were finally implemented to give rise to a new version, called

XPFCLD. Considerable care was taken so as to ensure that none of the incorporated changes would affect the behaviour of existing parallel programs, but would obviously decrease the actual timing obtained when rumning parallel programs compiled with the new XPFCID command.

In the new scheme implementation program, the path descriptor blocks are organised into two separate linked lists of up to 60 blocks, as compared to 75 in the XPFCL, a free list containing empty blocks and an active list to hold blocks describing active parallel paths. Thus the creation/termination of parallel paths basically involves 2 elementary operations, the insertion/deletion operations. The length of a path descriptor block was extended to 20 bytes, instead of 12 bytes for XPFCL, thus allowing additional information to be stored. The complete list of all the information contained in the new TCB is the following:

- pointer to the next block in the list (-1 if end of list)
- pointer to the parent block
- type of the block (DOPAR, DOALL, JOIN and empty)
- starting address of the path
- index variable value of the parent block (if DOPAR)
- the id of the processor that sets-up the parallel paths
- index variable address
- current index variable value
- index end value, and
- index increment value
where the last four parameters which are specific for a \$DOPAR construct, can be used as flags in the case of a DOALL construct.

When a CALL FORK is executed, a block is taken from the head of the empty list (sometimes the current empty, but not released, block can be re-utilised instead) and initialised accordingly to the actual parameters, the processor number, and the current index value of the parent path. The processor then enters the normal scheduling routine, scanning the list of active blocks for one with outstanding work. This will be either a DOALL with this processor yet to run it, a JOIN block to be executed or a DOPAR with outstanding paths.

In the case of a DOPAR, the next index value is computed (i.e. current value + increment value) and then set into the local memory; if this is the last path that has just been completed, the \$DOPAR block is set as an empty block and the nested \$DOPAR index values are set in the same way as in the XPFCL case.

The JOIN operation is even more complex than that of a DOPAR construct. When a path terminates, the count of active paths is decremented by one; if it is zero, and the block is an empty one then all the paths described in this block are completed and the block is turned into a JOIN block. This block is similar to a \$DOALL block in the sense that it is executed by one processor (i.e. the one that executed the original FORK).

A similar fate befalls a SDOALL, when all the processors have completed their paths, the block is released (i.e. inserted in the empty list) only if it is of the type JOIN. It is these JOIN blocks that are simply re-utilised when a CALL FORK occurs, as the only information required for such a block is the address of the parent path and the id of the executing processor.

These rather complex rules ensure that the number of block operations (link and delink operations) are kept to the optimum possible value. Indeed, for a program without nested parallel constructs, such as the example shown below, only one scheduling block is utilised throughout the program, involving only one link operation.


The utilisation of a single block for each DOPAR, has enabled the maximum number of parallel paths to be limited by the word length* rather than by the scheduling workspace size. Performance measurements showed that although the path block set-up time is about the same as for XPFCL, the new version has considerable low parallel path overhead.

[^7]Finally, to keep up with the development in the Neptune system, a new XPFCLX command has been implemented. It is very similar to the XPFCLD one, but with the significant advantage of extending the nesting levels of the XPFCL/XPFCLD commands from four to a hundred for \$FORK and unlimited nesting for \$DOPAR/\$DOALL.

### 3.3 PERFORMANCE CHARACTERISTICS MEASUREMENTS OF PARALIEL ALGORITHMS

The major resources on which the performance of a sequential algorithm is measured are the time required to execute the corresponding program and the memory space needed for such an execution. Each of these measurements can be analytically expressed by a customarily defined complexity (or cost) function $\phi(n)$, where $n$ represents the size of the considered problem. Accordingly, one may speak of either the time-complexity or the space-complexity function or refer to either of them as simply a complexity function. With respect to the hardware characteristics of the computer system, used to execute the selected algorithm, the time-complexity function directly depends on a third performance measure: the computationalcomplexity function. Such a function can be used to find out estimates of the power required to solve a given problem, being measured by the number of arithmetic and logic operations involved.

A further clarification in general, is that in particular for the analysis of the computational-complexity of algorithms, it would be convenient to establish two further branches: the algebraic and analytic-complexity measures. The study of the former measure may answer several important problems such as:

1. the number of arithmetic operations used in a particular algorithm
2. the number of arithmetic operations required to solve a specific problem, and
3. the best way to solve a given algorithm in terms of the number of arithmetic operations.

On the other hand, the latter measure addresses the question of how much computation has to be performed before obtaining a final result with a desired degree of accuracy, and focuses on computational processes which in a certain sense never end.

Seeking an analogy to the above major resources for the parallel algorithms' performance analysis, one can immediately notice that time still remains the main resource for parallel processing. However, unlike the sequential case, the time-complexity of a parallel algorithm depends not only on the complexity of the computation, but also on the complexity of the overheads, such as those created from communication, synchronisation and data exchanges constraints.

More specifically, in this paragraph, by viewing the performance as the interaction of resources demanded by a parallel program and provided by a multiprocessor system a performance prediction framework is provided for parallel algorithms specifically implemented on such a system. The principle behind the 'demand and supply' analysis of resources is that parallel processing involves the sharing of resources whose limited availability forces. processes' demands to compete against each other in order to 'own' them. As a result of this competition or contention we have the three following consequences:

1. the upper limit to the number of demands that can be satisfied degrades the maximum system or program performance,
2. the scheduling mechanism, used to solve any conflicting demands, imposes an overhead on resource utilisation even in the absence of contention, and
3. in the case that the number of resource requests far exceeding the maximum theoretical limit, some of the competing demands will have to wait for the specific resource until it becomes available.

The last two performance degrading factors are referred to respectively by the static and dynamic costs of a shared resource access.

Consequently, by analysing these system properties (i.e. resources availability and allocation algorithm) under various theoretical demand pattems and by characterising program demands, one can yield the performance of a particular algorithm on a particular item of hardware. This analysis will be exemplified by a brief analysis of the shared resources provided by the Neptune parallel processor system.

Let us consider further the two alternative overall performance measures for a parallel algorithm. In particular, the study of parallel algorithms for different types of parallel machines might reveal that an algorithm requires a particular feature of the given computer to run at maximum efficiency. Also such a study may address several important questions such as how efficient is an algorithm with respect to a particular computer and how much faster it is than the sequential version or, in fact, any other parallel algorithm that solves the same problem. In order to answer these questions
objectively, two performance measurements that reflect respectively the differing, algorithm and system designer, aspects have been defined, these are the speed-up ratio and efficiency of the algorithm.

Let $\mathbf{T p}$ be the time-complexity of a parallel algorithm on a pprocessor computer and $T_{1}$ the time-complexity of the same algorithm on a uniprocessor system. Then the speed-up (Sp) of the algorithm on a p-processor parallel computer over a sequential processor is defined as:

$$
\mathrm{Sp}=\frac{\mathrm{T}_{1}}{\mathrm{Tp}} \leqslant \mathrm{p}
$$

and the efficiency ( Ep ) is defined as:

$$
E p=\frac{S p}{p} \leqslant 1
$$

In order to achieve meaningful comparisan between the performance of many different algorithms, the best parallel algorithm is compared with the best sequential one, even though the two algorithms might be quite different, however they should solve the same problem.

Stone [Stone 1973] introduced some typical speed-up ratios and indicated that the best speed-up ratio is linear in $p$, where $p$ is the number of simultaneously active processors. Such a speed-up is achievable with some problems that exhibit a natural iterative structure; for example systems of linear equations and many other vector and matrix applications. In some cases, problems have speedup ratios of $P / \log P$, where $\log$ is a logarithm to the base of 2 . These performance results are less desirable, however such
algorithms are still well suitable for parallel processing. On the other hand, algorithms with speed-up ratio of $\log p$, exhibit very little speed increase when the number of processors is doubled. Such an algorithm is not suitable for parallel processing and it may be better to run it on a serial computer or on a computer with less parallelism.

In the following sections, we shall discuss, more analytically, some of the inherent limitations on the performance of a p-processor computer system due to some types of overheads associated with the multiprocessor execution but not with that on a uniprocessor system.

Obviiously, it is apparent that a multiprocessing system with p identical processors cannot complete a parallel program mone than $p$ times faster than a single processor. Therefore the speed-up factor of a parallel algorithm performed on a particular parallel system is limited by the number and power of the processing elements. It is also limited by other factors introduced by the communication, synchronisation and data exchange amongst all the processors. Also the fact that a job is subdivided into $p$ (or possibly more) individual subtasks causes an additional overhead explicitly associated with a multiprocessor system. This task partitioning may give rise to three possible types of overheads:

1. In the event of less than $p$ subtasks remaining to be executed while there are p processors available, then some of these processors must be kept idle until the completion of all the subtasks. This idle time can be estimated (if the processors' speed is known) by analysing the computational-complexity and the number of subtasks
2. When a subtask generates results required as input to another subtask a mechanism is necessary to ensure the proper sequencing of subtasks. This creates an overhead known as organisational overhead. Thus, in this case, the latter subtask has to wait until the formal subtask produces the results
3. In the case that the shared database is simultaneously accessible by a lesser number of processors than the system comprises, then an overhead is incurred. Such an overhead is associated with checking the number of simultaneous accesses not to exceed the fixed limit. Consequently, the processor's time is wasted while waiting to gain access.

Summarising, two types of overheads can be distinguished, those due to the design of hardware and software and those due to the interference between two or more subtasks running on different processors, causing one or more of them to wait. The former one includes the overheads from the subdivision of the task, allocation of the subtasks to processors, contention control by hardware and software. These are all called static overheads since, once the number of processors, the methods of communication, synchronisation and task allocation, for the algorithm to be processed are decided, then the number of subtasks, synchronisation and shared data accesses are all properties of the algorithm itself. The second source of overheads concerns the so-called dynamic overheads which depend not only on the algorithm, but also on the detailed timing considerations which may vary even if the same task is executed on the same piece of hardware on consecutive runs.

From the measurements point of view, the static overheads can be determined. In particuar, if subtasks are created and allocated at run-time, then the static cost is obtained by multiplying the total
number of subtasks by the cost of executing the appropriate instructions on a single processor. Similarly, by knowing the cost of one access or synchronisation, the relative overhead is estimated. Unfortunately, the same reasoning cannot be applied to the dynamic overheads. Instead, a statistical estimate can be made depending on the occurrence and duration of events (subtask creation, resource demands, synchronisation).

Finally, and despite the requirement of an exact pattern for the shared resource demands to determine in detail the waiting times, it is possible to estimate the bounds on the maximum number of processors, that can be utilised efficiently on an algorithm, from the average utilisation figures for each resource and for each task. Thus, since different hardware and software give rise to different static overheads, therefore, by knowing the specific costs associated with a particular multiprocessing system, parallel algorithms may be accordingly designed so as to minimise these costs.

In the remainder of this paragraph, we shall discuss the actual overheads observed on the two multiprocessor systems, the NEPTUNE and BALANCE 8000, available at Loughborough University of Technology. The ability of these systems to provide resources statically (i.e. when requests for resources do not contend with each other) were measured by the software supporting the parallel systems. These measurements are reported in the table overleaf (Table 3.1).

From these initial performance measurements, we notice that the Balance 8000 is a considerably faster system than the Neptune parallel computer. Comparing the average time to execute an

| Computer system <br> Actual measurements | NEPTUNE | BALANCE |
| :---: | :---: | :---: |
| Memory access time |  |  |
| * Local | 0.95 | 0.73 |
| * Shared | 1.69 | 0.93 |
| Overhead timings ( no contention ) |  |  |
| * Enter \& exit a critical region | 800.0 | 11.9 |
| * create a set of parallel paths | 1300.0 | 290.0 |
| * set up and terminate a path | 900.0 | 225.6 |
| * waiting for a critical resource | 1080.0 | 100.0 |
| * waiting for a path to execute | 10800.0 | 1000.0 |
| Fortran integer instruction timings |  |  |
| * Do loop cycle overhead | 12.9 | 4.0 |
| * Assignment ( i=j ) | 5.7 | 1.5 |
| * Additiion ( i=j+k ) | 14.9 | 2.8 |
| * Substraction ( i=j-k ) | 14.9 | 2.2 |
| * Multiplication ( i=j*k ) | 16.10 | 10.3 |
| * Division ( $i=j / k)$ | 20.9 | 14.8 |
| * Test ( IF(i.eq.j) ) | 8.0 | 3.8 |
| Fortran real intruction timings |  |  |
| * Assignment ( i=j ) | 13.0 | 3.3 |
| * Additiion ( i=j+k ) | 643.0 | 11.7 |
| * Substraction ( i=j-k ) | 658.0 | 11.7 |
| * Multiplication ( $i=j * k$ ) | 1111.0 | 13.7 |
| * Division ( $\mathbf{i = j} / \mathbf{k}$ ) | 625.0 | 11.5 |
| * Test ( IF(i.eq.j) ) | 580.0 | 7.0 |

TABLE 3.1: ACTUAL PARALLEL SYSTEM PERFORMANCE MEASUREMENTS
arithmetic operation between the two systems, it is found that integer arithmetic is about 10 times faster and floating point arithmetic is approximately 100 times faster.

In general terms, when measuring a program performance by analysing the source code a programmer, in the case of the Balance system, is required to know exactly what object code will be produced by the compiler in each separate case. Since the system performs some compile time optimizations which cannot be avoided or switched off, some performance results may not appear reasonable. Secondly, the use of cache memory on each processor has a marked effect on timings since it is difficult to predict when the cache memory will be used efficiently (a classic example of this situation is when a program loop demands more space than the cache - it then runs far slower than a very slightly shorter program).

For both parallel processor systems, specifically for the performance measurement of the three parallel resources aspects mentioned earlier, two subroutines are available for obtaining timing information. The routines should be embedded within a \$DOALL/\$PAREND pair of parallel constructs to force each processor to execute them. Thus, to start or restart timing we should perform:

CALL TIMEST
and to obtain the current timing information we use:

CALL TIMOUT (ITIME)
where ITIME must be declared as a shared array of size 144 rather than one hundred on the Neptume (to cope with the increased number
of processors). The timing block information, for each involved processor, returned by the TIMOUT routine has the following format:

1 Clocked time (seconds)
2 Clocked time (milliseconds)
3 Elapsed time (seconds)
4 Elapsed time (milliseconds)
5 Total number of executed paths by this processor
6 Number of cycles waiting for a path to execute
7 Number of accesses to the system schechuler resource
8 Number of wait cycles for system scheduler resource
9 Number of accesses to user resource (critical section) number 1
10 Number of wait cycles to user resource number 1
Repeat points 9 and 10 for user resources 2 to 8
23 Number of accesses to resource number 9
24 Number of wait cycles to resource number 9.

Such an important information, if used in conjunction with the actual system performance measurements as given in Table 3.1, should enable the user to obtain valuable estimates about the cost of each of the three necessary operations required for parallel processing (i.e. parallel control, data communication and process synchronisation). For example, the static cost of parallel control can be estimated as the procuuct of the number of executed paths and the cost of scheduling. Similarly, the idle processor time which represents the time spent by a processor while waiting for paths to be created, can also be estimated as the number of wait cycles by the elementary waiting time.

On the other hand, the creation of parallel paths and their allocation to processors is a dynamic process which is achieved only
through a shared list mutually protected by resource number 9. Table 3.1 shows the average time this resource is blocked to other processors, while the dynamic loss of performance due to this resource contention can be estimated

From the data comunication point of view, the shared data static cost for each parallel system, arising out of the hardware multiplexing of more than one processor into a single memory block, is also given. The static overhead to access shaned memory, which is widely recognised to be a function of the number of contending processors and the temporal pattern of access, is increased by the contention level. However, these degradation costs are significantly smaller than those arising from mutual exclusion since accesses to the shared memory are such that they are normally more regular than anticipated.

The routines ensuring mutual exclusion to shared data structures, count the number of times each processor accesses each distinct user defined resource; consequently, the static cost of mutual exclusion is the product of that number with the unit cost of the mutual exclusion mechanism given in Table 3.1. Also, these routines can estimate the waiting time, due to the contention for each one of these resources from each processor.

In conclusion, we must clarify a significant factor contributing to the performance, related to the limited availability of the shared resources on a multiprocessor system. In particular, if the resource availability equals the total demand rate, then saturation has occurred and no more speed-up can be achieved through utilization of more processors. In other terms, this means that the maximum number of processors, which can be effectively utilised in a
parallel program, is limited independently by each shared resource according to:

$$
\text { Maximum processors }=1 /(\text { demand rate } * \text { unit access time })
$$

Therefore, the mean demand rate to a resource is an important measure of the best overall performance achievable, since it can also determine, together with the access mechanism properties of the system, any losses in the performance arising from processes sharing resources.

### 3.4 GENERAL PARALLEL PROGRAM STRUCIURING OONCEPTS

The study of parallel algorithms which is widely covered in the literature, has been found to be a fascinating and challenging research topic by many computer scientists. In fact, parallel algorithms have been studied since the early 1960's, even though there were no parallel computers built at that time. Gradually interest in these algorthms has increased by the emergence of largescale parallel computers such as the DAP, ILLIAC, CRAY and CYBER. Since then a large variety of algorithms have been designed based on different points of view and for various different parallel computer architectures.

In the design of parallel algorithms, the particular characteristic features of the computer on which the algorithm is to be implemented should be thoroughly considered. It is obvious that different types of computer architectures, such as those described in the two previous chapters, execute different types of parallel algorithms. However it is sometimes possible for an algorithm to be implemented
on more than one type of computer by applying appropriate modifications to the algorithm.

In Stone [1973] some of the problem issues as related to parallel algorithms are highlighted. These include the requirement of data management in memory for efficient parallel computation, the recognition that efficient sequential algorithms are not necessarily efficient on parallel computers, and conversely, that sometimes inefficient sequential algorithms could lead to very efficient parallel algorithms and lastly the possibility of transforming a given sequential algorithm to yield new algorithms suitable for parallel processing.

Kung [Kung 1980] proposed a conceptual taxonomy for parallel algorithms based on three orthogonal dimensions of the space of parallel algorithms: concurrency control, module granularity and communication geometry. The requirement for concurrency control in parallel algorithms is to ensure the correctness of the concurrent execution since more than one process may be executing at a given time. The module granularity measures the maximum amount of computation that a typical process can perform before having to communicate with other processes. This can also be used to reflect whether or not a parallel algorithm tends to be communication intensive. In particular, if the module gramularity is very small, the processes spend most of their time receiving and sending data. The communication geometry represents the communication network connecting the different processes in a more efficient manner.

In the following sections, we shall present a brief discussion of parallel algorithm design techniques for several parallel computers as discussed in Chapters 1 and 2, focussing more on those techniques
specially formulated for the design of efficient parallel algorithms for MIMD and SIMD computers. Many illustrative examples are also provided in order to emphasize the main characteristics of the used technique.

For the dataflow systems which have been the subject of a great deal of research activity since the late 1960's, programming is organised so that the control sequencing of the statements for execution is governed by the availability of the operand values. More schematically, machine instructions are linked into a network so that the result of each executed instruction is automatically fed into appropriate inputs for other instructions. Considerable parallelism is possible with the dataflow approach. Since no side effects can occur as a result of instruction execution, many statements can be active simultaneously. Furthermore, if the underlying architecture can support this principle, all program statements whose input values have been previously computed can be executed concurrently.

Although dataflow concepts are very attractive for providing such a highly parallel processing model, to date there have been few dataflow machines built. This does not mean that this approach is a failure but on the contrary, it shows that more efforts are still required in dealing with the main problems that confront the dataflow architectures. For instance, to fully exploit the concurrency it is desirable to design new languages that could modify a simple program and convert it almost into a form suitable for dataflow processing. It might also be useful to develop new algorithms that take advantage of concurrent computation.

As an example, let us consider the execution of the program fragment ( $a=(b+c) *(b-c))$ on a typical data flow computer. The exact sequence of this execution is illustrated in Figure 3.8 where a block dot on an arc indicates the presence of a data token for the corresponding node. Assume that during some computation stages, the values of the variables $b$ and $c$, indicated by two black dots in Figure 3.8a, have been generated. Since each data token is required by two different nodes, the next step (see Figure 3.8b) corresponds to the duplication of each generated token. As a result of the availability of the two pairs of input tokens, both the addition and subtraction nodes are enabled to fire (or execute). The concurrent execution of these two nodes means that each node consumes its input tokens, performs the specified operation and then releases the resultant token onto the output arc. Finally, the multiplication node is enabled, as indicated in Figure 3.8c, and its subsequent execution produces the result token corresponding to the value of a (see Figure 3.8d).

In a pipeline computer, a sequence of identical operations is queued up and treated in an assembly line fashion. It is obvious to see that the string of operations must be independent and the longer the sequence, the greater the efficiency is. For these reasons a good pipeline algorithm is, generally speaking, a good SIMD algorithm and vice versa.

One of the most striking architectural features of the pipeline hardware has been its successful ability of handling arithmetic operations. Papers, such as those presented by Chen [Chen 1975], and Ramamoorthy and Li [Ramamoorthy 1977] discussed many pipeline algorithms for floating-point addition, multiplication, division and square-root calculations. For these algorithms, the various stages


FIGURE 3.8: A DATAFLOW EXECUTION OF THE EXPRESSION $a=(b+c) *(b-c)$
of the pipe are linearly connected, although additional feedback links may sometimes be present. For instance, the CRAY-1 uses sixstage floating-point adders and seven-stage floating-point multipliers, and the CDC STAR-100 uses four-stage floating-point adders. For a pipeline floating-point adder, the pipe typically consists of stages for performing exponent alignment, fraction shift, fraction addition, and normalization. A pipeline arithmetic unit can be viewed as a set of linearly connected processors, each of which is capable of performing a specific operation.

One of the ideal situations where the pipeline approach could be most efficient is when the same sequence of operations is invoked very frequently so that the start-up time to initialise and fill the pipe becomes relatively negligible. This is the case when the machine is processing long vectors. Thus one of the major concems in using the pipeline computers such as the CRAY-1 and the STAR-100 is the average length of the vectors to be processed. For integer arithmetic, bits in the input operands and carries generated by addition are often pipelined.

As an example, let us follow the example of a pipeline digit adder using a linear array which is described in [Chen 1975]. Suppose that we are required to add two integer vectors $\left(U_{i}\right)$ and $\left(V_{i}\right)$ and that each element is a $k$-digit integer (i.e. $U_{i}=u_{i 1} u_{i 2} \ldots u_{i k}$ and $\left.v_{i}=v_{i 1} v_{i 2} \cdots v_{i k}\right)$. In Figure 3.9, where the $u_{i j}$ and $v_{i j}$ flow towards the processing units synchronously, we illustrate how the pipeline digit adder works for $\mathrm{k}=4$.

At each cycle, each processor sums the three digits arriving from the three input lines and then outputs the sum and the carry at the output lines. It is easy to check, from the figure shown below,
that when the pair ( $u_{i j}, v_{i j}$ ) reaches a processor, the carry needed to produce the correct $j$ th digit in the result of $U_{i}+V_{i}$, will also reach the same processor. Consequently, the pipelined adder is able to compute one element sum of $U_{i}+V_{1}$ every cycle in the steady state.


FIGRE 3.9: A PIPELINE DIGIT ADDER

As mentioned earlier, a good pipeline algorithm is also a good SIMD algorithm, and vice versa. For the SIMD parallel computers a wide selection of algorithms was designed and studied in the literature (see for example the papers [Miranker 1971], [Stone 1971], [Heller 1978] and [Wyllie 1979]). The latter reference covers mainly nonnumerical problems applied to various data structures, such as the counting of the number of elements in a linked list and the insertion and deletion of element(s) from a given linked list. Another widely investigated non-numerical problem is sorting. In particular, Baudet and Stevenson [Baudet 1978] considered the implementation of sorting algorithms on SIMD computers using a generalised odd-even transposition. Nassimi and Sahni [Nassimi 1979] also presented an $O(n)$ algorithm to sort $n^{2}$ elements on an $n \times n$ mesh-connected parallel computer and Thomas and Kung [Thomas 1977] developed a sorting algorithm to sort $n^{2}$ elements on an $n \times n$ meshconnected processor array that requires only $O(n)$ routing and comparison steps.

Let us consider, once again, the problem of adding two $n$-vectors whose solution was previously developed for a pipeline digit adder. This algorithm is also suitable for an SIMD computer without considering the binary representation of the elements. Thus, it is clear that a computer with n processors takes exactly one step to compute the vector sum of $\left(U_{i}\right)+\left(V_{i}\right)$, where each element is evaluated on a processor. The algorithm is extendable to the addition of two (mxn) matrices A and B to produce the matrix C where:

$$
\begin{array}{ll}
c_{i j}=a_{i j}+b_{i j} & \text { for } i=1,2, \ldots, n \\
& \text { for } j=1,2, \ldots, m .
\end{array}
$$

A computer with mxn synchronous processors would surely compute this sum in one step.

Several powerful methods for designing parallel algorithms for SIMD computers were suggested in the literature. For instance, Tang and Lee [Tang 1984] designed many algorithms based upon the divide-andconquer strategy which is based on partitioning a given problem into a certain number of subproblems of less complexity than the original one and only when all these subproblems are individually solved, perhaps in parallel, then their partial solutions are combined into the final solution of the initial problem. As an example, consider the problem of finding the maximum of n numbers. We first partition our initial set $S(n)$ into (let us say) $k$ subsets, each containing $\lceil n / k\rceil$ elements, so that we end up with $k$ subproblems. The solution of each subproblem $S_{i}$ yields the maximum $M_{i}, i=1,2, \ldots, k$. The final step is a merging step, where the maximum $M$ is selected out of the k 'submaximums'.

Another powerful method, based on problem decomposition and used to generate parallel algorithms for SIMD computers is the so called recursive-doubling strategy. Basically, such an approach consists of splitting up the original computation into independent smaller computations of equal complexity which can be processed in parallel on separate processors. As an example, consider the problem given below:

$$
A_{n}=a_{1} \circ a_{2} \circ a_{3} \circ \ldots \circ a_{n^{\prime}}
$$

where $O$ is an associative operation. In Figure 3.10 we illustrate how this method works on this particular example. At each level the operations are identical and independent, therefore they can be
executed simultaneousiy. It is obvious that a system with $\left\lceil\frac{n}{2}\right\rceil$ synchronous processors would perform this sum in $\left\lceil\log _{2} n\right\rceil$ steps.


FIGURE 3.10: ASSOCIATIVE FAN-IN METHOD TO EVALUATE EXPRESSION A

This algorithm is also known as the associative fan-in algorithm [Heller 1978] and also under the names log-sum and log-product algorithms with the operators + and * respectively. Besides the simplicity of the associative fan-in algorithms, it was shown that they are optimal in the sense that they achieve minimal computation time for any number of processors used.

For the past two decades, parallel algorithms for the matrix manipulations on SIMD computers have received considerable research interest. Muraoka and Kuck [Muraoka 1973] investigated the valuation of a comformable sequence of matrix products $A_{1}, A_{2}, \ldots$,
$A_{n^{\prime}}$ where the dimensions of $A_{1}$ are either $1 x N$, $N x N$ or $N x 1$ using unlimited parallelism power. Hockney and Jesshope [Hockney 1981] suggested three ways of matrix multiplication. The finst method, IPM - 'The Inner Product Method', which is an extension of the inner product algorithm, requires $n^{2}\left(\left\lceil\log _{2} n\right\rceil+1\right)$ steps using $n$ processors since it consists of $n^{2}$ inner-products. The second method, MPM 'the Middle Product Method', computes the inner-product over all the elements of a column of $C$ in parallel. Using n processors, this method completes in $2 \mathrm{n}^{2}$ steps. The third method, OPM - 'the Outer Product Method' which computes the inner-product over all the elements of the array result in parallel requires $2 n$ steps using $n^{2}$ processors. Furthermore Jesshope and Craigie [Jesshope 1980] showed that the product of two matrices can be achieved in $\left\lceil\log _{2} n+1\right\rceil$ steps using $n^{3}$ processors.

Another parallel algorithm for the evaluation of arbitrary matrix expressions is discussed in the papers by Maruyama [Maruyama 1973] and Kuck and Maruyama [Kuck 1975] where the parallelism is assumed unlimited.

Up to this point, we have been considering almost exclusively the case when there are enough processors for the problem. However, the reality is that problems are, in general, larger than the potential parallelism of the computer. Therefore, the original algorithm should be restructured so that the processing requirements of the new algorithm are rectuced to a realistic figure. The efficiency of the new algorithm should be similar to using a theoretical large number of processors. Two basic approaches have been suggested by Hyafil and Kung [Hyafil 1974] so that a large problem can be solved on a realistic number of processors. The first principle, the problem decomposition, is based on partitioning a problem into
subproblems small enough to be solved on the provided number of processors. For example, a matrix multiplication involving large matrices, can be performed on a computer with a small number of processors by computing a sequence of matrix multiplications involving submatrices. On the other hand, the second method which is the algorithm decomposition technique, forces simultaneous operations involved in one step of the original algorithm to be carried out in a number of steps on the limited computer. For example, a problem requiring one step on an n-processor SIMD computer, can be solved in $[\mathrm{n} / \mathrm{p} 1$ steps where p is the number of available processors.

For the asynchronous multiprocessor like the Neptune or the Sequent Balance, which is composed of a number of independent processors sharing a global memory via a shared common bus, algorithms may be viewed as a collection of cooperating processes that may be executed simultaneously in solving a given problem. Due to the umpredictable behaviour of the asynchronous processons, serious issues regarding the correctness and efficiency of an algorithm are considered. The correctness issue arises because of the unpredictable handling of the shared data by the concurrent processes. On the other hand, the efficiency issue arises because any synchronisation introduced for correctness reasons involves additional processing time and also reduces concurrency.

One of the techniques used to design parallel algorithms for MIMD computers has been the partitioning of a problem into many processes that can be executed in parallel. This task might not seem a significant one for a small number of processors, say two to four, however for several processors, say 16 to 32, or more, the problem becomes extremely difficult. Furthermore two types of problem
decomposition were described by Hwang and Briggs [Hwang 1984]; these are the static and dynamic decomposition strategies. In the case of static decomposition, the set of processes as well as any precedence relationship amongst them are known before execution. In this method, the amount of data communication is kept very low, provided the number of processes is small. Whilst in dynamic decomposition, as its name suggests, the set of processes changes during execution. Although in such a method the data exchange rate among the processes is extremely high, it can be adapted effectively to variations in the execution time of the process graph.

Parallel algorithms for multiprocessor systems were classified into synchronised and asynchronous algorithms, aimed mainly at distinguishing the algorithm with respect to the system's particular characteristic features. In the former class of algorithms, processes are forced to wait for the required inputs, while in the latter case they are allowed to contimue asynchronously.

One of the classical problems which has received a considerable research interest is the root-searching problem. The definition of such a problem is that 'given a continuous (or discrete) function $f$, having opposite signs at the endpoints of the uncertainty interval (also called the root interval) of length $\ell$, locate a zero within a unit interval'. Sequentially, this problem is approached basically by constructing a nested sequence of approximations to the root using a new point in the current root interval and computing the function value at this point. The incorporation of this newly computed point and its function value to form one of the new endpoints has the effect of systematically reducing the interval while maintaining the function values at the newly defined interval endpoints of opposite signs. Probably the best known algorithm to
compute a new point inside the root interval is to take the midpoint of the interval; this method is known as bisection, or more widely, as binary search

An obvious extension of the binary search method is a search algorithm using p processons which divide the current root interval into p+1 subintervals of equal length and evaluates simultaneously the function at each of the $p$ division points. The parallel function evaluation is considered as one stage of the root computation process. The other stage which involves a single processor to compute a new root interval, is invoked only when all p parallel evaluations are complete. Thus, this is a synchronised parallel root-searching algorithm. It is obvious that every iteration reduces the root interval by a factor of $p+1$, and it has been shown that the order of convergence of the iteration method equals at least the number $p$ of parallel function evaluations.

The major drawback of the synchronised algorithm is that when the times of the p parallel function evaluations differ substantially, the algorithm can be very inefficient. An asynchronous version of the zero-searching algorithm is obtained by removing the requirement that the computation process does not proceed until all p simultaneous function evaluations are complete. In the following, we shall outline an asynchronous algorithm on the line of Kung [Kung 1975], whose paper is considered a major contribution to the development of the concept of asynchronous computations.

Kung, at first, introduced an asynchronous algorithm (called $\mathrm{Az}_{2}$ ) with two processors, in which the selection of the new point is based on the Fibonacci rule; later he generalised the algorithm for three or more processors.

Suppose that initially the root interval is divided into three intervals:


The function evaluation at $x_{2}$ and $x_{3}$ is started simultaneously by two processors. Suppose now that, without loss of generality, the evaluation at the left point, $x_{3}$, finishes first. The assumption here is that the outcome is non-zero; for otherwise a zero is found and we are finished. Next a comparison of the value signs at the left endpoint and $x_{3}$ is executed and the new root interval derived,
 of the outcome.

If the first case occurs, then a new evaluation is carried out at the point $x_{4}$ which is defined by:


If the second case occurs, the new evaluation is carried out at the point defined by:


In general, in the process of computation one of the following states can occur, which are denoted by State 1(.) and State 2(.) and are illustrated in the following graphs:

State 1 ( $\ell$ )


State 2 ( $\ell$ )

where $\theta^{2}+\theta=1$, i.e. $\theta=0.618$ is the reciprocal of the golden ratio, $5 / 13+8 / 13=1,8 / 21+13 / 21=1,13 / 34=21 / 34=1$, etc.

State 1 ( $\ell$ ) is the state for which the root interval is of length $\ell$ and the function is evaluated simultaneously at the point ' 0 ' inside the interval and another point outside the interval (not shown on the graph). Similarly, State $2(\ell)$ is the state for which the root interval is of length and the function is evaluated simultaneously at two points, both inside the interval. We further deduce that State 2 ( $\ell$ ) is transmitted after each computation to either:

State $1\left(\theta^{2} \ell\right)$


State 2 ( $\theta$ l)


This transition is denoted by:

State $2(\ell) \rightarrow\left(\right.$ State $1\left(\theta^{2} \ell\right)$ V State $\left.2(\theta \ell)\right)$

The corresponding rule for State 1 ( $\ell$ ) is

State $1(\ell) \rightarrow\left(\right.$ State $1\left(\theta^{2} \ell\right) V$ State $1(\theta \ell) V$ State $\left.2(\ell)\right)$

These transition rules completely define the asynchronous parallel algorithm. Suppose that the algorithm starts from State 2 (1). Then assuming that the function does not vanish at any of the evaluation points, the progress of computation can be represented as a transition tree with nodes representing stages. The algorithm follows one particular path of the tree, depending upon the input function and the relative computation speed of the two processons.

For the analysis of the root-finding problem with p processons, we have noted earlier that every iteration reduces the length of the root interval by a factor of $p+1$. Hence, the algorithm requires $\left[\log _{p+1} l i\right.$ iterations to find the root. Letting the time required to evaluate the function at a point in the root interval be a random variable with mean $\bar{t}$, the time-complexity of the synchronised algorithm can be shown to be $\left\lceil\log _{p+1} l\right\rceil \lambda_{p} \bar{t}$, where $\lambda_{p}$ is the penalty factor for synchronising $p$ function evaluations. For $p=2$, the expected time-complexity for the synchronised algorithm, becomes $\left\lceil\log _{3} \ell\right\rceil \lambda_{2} \bar{t}$. In comparison with the binary search algorithm (whose time-complexity is $\left[\log _{2} \ell \overline{\mathrm{t}}\right.$ since it takes at most $\left\lceil\log _{2} \ell\right\rceil$ iterations) the synchronised parallel algorithm has been proved inefficient for large ${ }^{\lambda} p$, which usually occurs with large values of p.

For the analysis of the asynchronous parallel root-finding algorithm we use $n$ to refer to the number of function evaluations completed by the algorithm. Bearing in mind that these computations are performed in parallel, then the expected time complexity is $\overline{\mathrm{nt}} / 2$ as
$n \rightarrow \infty$. Consequently, the speed-up ratio between the sequential binary search and this algorithm is

$$
S_{2}=\frac{\left\lceil\log _{2} \ell\right\rceil \bar{t}}{\frac{n \bar{t}}{2}}=2 \frac{\left\lceil\log _{2} \ell\right\rceil}{n}
$$

Therefore, the requirement to find the exact value of $n$ is essential. In the worst case, this value is given by the length of the largest path in the transition tree. Analysis of the transition tree carried out by Hayafil and Kung [Hayafil 1975] shows that, in the worst case, the asynchronous algorithm supersedes the synchronised version with two processors when the penalty factor $\lambda_{2}$ > 1.142.

The asynchronous algorithm introduced can be generalised to three or more processons. For the case of three processors we can start with the following diagram:


The three processors are activated to evaluate the function at points $x_{2}, x_{3}$ and $x_{4}$, which are chosen as indicated in the above diagram. As a result of the concurrent function evaluation, without loss of generality, one of the following states will occur:

State 1: $\quad \ell_{1} / 16$


$$
\ell_{1}=\ell / 4
$$

State 2:


State 3:


$$
\ell_{3}=\ell / 2
$$

Where in each case the function is evaluated at point ' $r$ '. States 1 and 3 are in fact defining the same pattern.

while State 2 yields the pattem

and an asynchronous algorithm with three processors can be fully defined by using the above two patterns.

In general, [p/21+1 patterns are sufficient for defining an asynchronous algorithm with p processors.

Another highly important group of methods, the iterative methods are utilised to solve many problems, in particular numerical ones. For example, zeros of a function $f$ can be computed by the Newton iteration:

$$
x_{i+1}=x_{i}+f\left(x_{i}\right) / f^{\prime}\left(x_{i}\right)
$$

also, the solutions of linear systems by iterations of the form:

$$
\vec{x}_{i+1}=A \vec{x}_{i}+\vec{b}
$$

where $\vec{x}_{i}, \vec{b}$ are n-vectors and $A$ is an (nxn) matrix.

When designing synchronised or asynchronous iterative parallel algorithms, one of two (or a combination of both) strategies can be followed. The first one aims at exploiting the inherent parallelism within the iterative function $f$, and the second one to exploit the fluctuations in process speed, mentioned earlier in this chapter, utilising more than one processor to compute the same function in parallel.

In synchronised iterative algorithms, iterations are generated just as in a sequential algorithm, except that the iteration function is decomposed so that each iteration step can be executed by more than one process, which are then synchronised at the end of each iteration. Consequently, these algorithms differ from the sequential ones in the execution time required by each iteration. However one must bear in mind that synchronised iterative algorithms are not suitable for those iterative functions which cannot be decomposed into mutually independent tasks of the same complexity.

On the other hand, asynchronous iterative algorithms are free from any form of synchronisation constraints. To design asynchronous iterative parallel algorithms, it is desirable that one should first identify certain variables, such that each step can be regarded as computing the new values of these variables from their old values. In general, the selection of these variables is such that the updating of each of them constitutes a significant portion of the work involved in each iteration. Next one should define concurrent processes that would update these variables asynchronously.

In [Kung 1976] a particular consideration has been given to algorithms purely derived from the second of the previous two
strategies, which are called simple asynchronous iterative algorithms. Their main advantage is their general applicability, in other terms they are not restricted to numerical processes only, but they can be used to speed-up any sequence of tasks with a particular attraction when the task decomposition appears to be difficult. There are, however, some disadvantages such as the requirement for critical sections and the fact that the speed-up is quite limited if the fluctuations in computation time are not large.

Finally, Kung [Kung 1976] introduced the special class of the adaptive asynchronous algorithms utilising global dequeues (i.e. 'double-ended queues' see [Knuth 1969]) to hold the tasks to be executed in parallel. According to this class of algorithms the tasks performed by a particular process are not specified a priori, but depend upon the relative speeds of the processes. The efficiency of such an algorithm is obtained from the fact that processes are able to adjust themselves during computation so that they can all finish in about the same time. Thus, the concept of adaptive algorithms seems to be fundamental to the design of many efficient asynchronous algorithms.

To conclude this paragraph, we assume that synchronised algorithm should be utilised when fluctuations in process speed are small and when there are relatively few processes to be synchronised. On the contrary, asynchronous algorithms are, in general, more efficient than synchronised ones, since processons never waste time in waiting for inputs. Thus, the algorithms can take advantage of running fast processes and they can be adaptive so that the processes can finish at approximately the same time. Furthermore, an asynchronous algorithm can be more reliable than a synchronised one since even if some processes are blocked forever, the algorithm can still continue
computing the solution of the problem as long as no blocking occurs in critical sections and there remains at least one active process.

Chapter 4
PARALLEL SEARCHING ALGORITHMS

### 4.1 INTRODUCTION

Many computer applications such as database systems, information processing and artificial intelligence have to include a searching function in order to deal with some outstanding problems. Since searching is the most time-consuming part of many of the programs involved, it was necessary to find the best searching method to replace existing poor ones. Consequently, a substantial increase in speed is most likely to be achieved. However, it is sometimes possible to organise the data structure in such a way that the searching can be entirely eliminated. Unfortunately, there are few cases where we do still use the 'poor' searching methods as the only available alternative. For such cases a parallel implementation is much appreciated.

Basically by searching we mean the process of examining the contents of memory locations to see whether they match some given template or keyword. In general, we shall assume that a set of N records has been previously stored on some primary storage devices, and it is required to locate the appropriate one. Algorithms for searching are presented with a so-called argument 'key' and the problem is to locate which record matches that 'key'. After the search algorithm is completed, two possibilities arise:

1. either the search was successful, a recond with 'key' as one of its fields' value was located, or
2. the search has failed and the key is nowhere to be found.

Several searching algorithms have been proposed to run on uniprocessor types of computers and a lower bound of $\log \mathrm{N}$ has been
established (see [Knuth 1973]). These algorithms could be grouped into two main classes: those dealing with unsorted sets of records, and those dealing with sorted ones. Examples of the first class of algorithms are: the basic sequential search, the self-organising sequential search (either move to front or transpose method). The latter two algorithms are based on rearranging the set of records so that the most frequently accessed keys are quickly located. on the other hand, the second class of algorithms which deals with ordered sets of records, include the binary search, the interpolation search, the interpolation sequential search and the jump search algorithms.

In this chapter we shall design and analyse parallel algorithms for the basic sequential search, the binary search and "many jump search algorithms. For the sequential search, two different versions are presented and analysed and for the binary search we proposed three different versions.

### 4.2 AN MIMD IMPLEMENIATION OF THE SEQUENIIAL SEARCH ALGORITHM

Given a set of unordered records $R_{1}, R_{2}, \ldots, R_{n}$ with the respective key values $K_{1}, K_{2}, \ldots, K_{n}$, and given an argument 'key', the sequential search consists of successively accessing a record, $R_{1}$, (starting from $R_{1}$ and progressing towards $R_{n}$, or vice versa) and comparing the argument key with $\mathrm{K}_{\mathrm{i}}$. The search will succeed when there exists 1 such that $K_{i}=$ key.

Without prior knowledge about the stored records, they are usually assumed to be uniformly probable (1.e. every record is likely to be the searched one, in other words all the records have the same
probability* of being the sought one), and uniformly accessible. Consequently, on average, the sequential search algorithm would perform:

$$
\begin{aligned}
C_{N} & =\frac{1+2+\ldots+N}{N} \\
& =\frac{1}{2}(N+1)
\end{aligned}
$$

Key comparisons for a successful search and

$$
C_{N}=N
$$

Key comparisons for an unsuccessful search, since we would be certain that such a key is non existent among the N records only if every possible record is examined [Knuth 1973].

The implementation of the sequential search algorithm on the multiprocessor systems available at Loughborough University is presented below.

The original set of $N$ records is partitioned into $M$ subsets of nearly equal lengths (i.e. N/M elements). Each active processor of the P multiprocessor system would apply the sequential search to locate the key in one of the subsets which it is associated to. For the analysis of the following parallel algorithms we assume that the search finishes after finding the first occurrence of the key and if found it is unique. This means that only one search of the $M$ subsets' searches will be successful. Furthermore, we assume a strict cooperation between the P processors. In the case that the key is located by one of them, a signal is broadcast to all the

[^8]remaining processons so that they could immediately stop searching since any further location inspection is obviously redundant. In our MIMD implementation such a signal broadcasting is achieved through a shared boolean variable.

In a no-broadcasting algorithm, once the key was located, all the processors would still carry on searching even if the unique location was already found by one of them. Surely broadcasting would eliminate unnecessary work and thus intuitively would increase the speed-up and efficiency of the search algorithm.

In order to measure the actual performance of the proposed parallel sequential search algorithms, we implemented them on both parallel systems, the Neptune and Balance 8000, and measured their experimental timing. In all three sets of experiments were performed and in each experiment 100 random keys which are uniformly distributed in the set are individually searched and timed. From these timing results we then computed the average speed-ups.

In addition, we also measured the static overheads (i.e. the shared data access overhead - 'SDO' and the parallel control overhead 'PCO' which are obtained by running two sequential load programs compiled using the commands XPFCLS and XPFCLN* respectively (see Chapter 3).

If $T_{S}$ and $T_{N}$ measure the execution of the programs produced respectively by XPFCLS and XPFCLN, then the measured static overheads are computed as indicated below:

[^9]$$
\mathrm{SDO} \%=\frac{\mathrm{T}_{\mathrm{S}}-\mathrm{T}_{\mathrm{N}}}{\mathrm{~T}_{1}} * 100
$$
and
$$
\mathrm{POO} \%=\frac{\mathrm{T}_{1}-\mathrm{T}_{\mathrm{S}}}{\mathrm{~T}_{1}} * 100
$$

One of the fist decisions we are faced with is the selection of the number of subsets $M$ which could vary from $P$ to $N$ so that the processing time is optimal. In the following paragraph we shall attempt to show that as far as the parallel searching algorithm is concerned, it is always best to choose $M$ equal to $P$. For this purpose, we shall first compute the average time-complexity of the parallel sequential search algorithm when $M=P$ and secondly solve the following inequality:

$$
\exists M^{*}, M^{*}>P / T_{p}\left(M^{*}\right)<T_{p}(P)
$$

where $T_{p}\left(M^{*}\right)$ is the time-complexity of the parallel sequential algorithm when $M=M^{*}$ with $M^{*}$ unknown.

We also use two additional costs $C_{1}$ and $C_{2}$ which represent the cost of a single key comparison and the cost of acquiring a subset (i.e. accessing a parallel path).

When the set is divided into $P$ subsets, each containing $\frac{N}{P}$ elements, the average time-complexity $T_{p}$ is computed as the product of the average number of key comparisons by $\mathrm{C}_{1}$ plus $\mathrm{PC}_{2}$. Since each processor searches a subset, then on average, each processor would perform:

$$
\frac{1}{N / P} \sum_{1}^{N / P} i=\frac{N+P}{2 P} \text { key comparisons }
$$

Consequently

$$
T_{p}(M=P)=\frac{N+P}{2 P} C_{1}+P C_{2}
$$

On the other hand, if we select $M>P$, we end up with each processor processing at most $\frac{M}{P}$ subsets, each containing $\frac{N}{M}$ elements. Now searching a subset of $\frac{N}{M}$ elements requires, on average, $\frac{N+M}{2 M}$ key comparisons. If a processor finds the key on the J th subset it is allocated, then it would have performed

$$
(j-1) \frac{N}{M}+\frac{N+M}{2 M} \text { key comparisons }
$$

The average of the above expression over all the $\frac{M}{P}$ subsets processed by a processor is:

$$
\frac{\mathrm{N}+\mathrm{P}}{2 \mathrm{P}}
$$

Note that it is exactly the same result as that of the above case ( $M=P$ ). However since $M$ paths are executed, the path scheduling ring structure would be accessed $M$ times, therefore the average time-complexity is

$$
T_{p}(M>P)=\frac{N+P}{2 P} C_{1}+M C_{2}
$$

Since M>P, it implies that

$$
T_{p}(M>P)>T_{p}(M=P)
$$

This concludes our proof that as far as the parallel sequential search is concerned, it is best to divide the set into $P$.

Tables 4.1, 4.2 and 4.3 report the experimental timing of the parallel sequential search algorithm measured when searching for keys located at 1, middle of a subset and N. For all these experiments, $M$, the number of subsets was varied from 4, 8, ..., 512. As can be seen from the tables, the value of $T_{p}$ increases when $M$ increases except for $M=16$ and when three processors are in use. Note that this particular case is a special one and is not to be considered as a counter-example. Actually the $T_{3}$ values did not decrease when $M$ increased to 16 but it did increase by a factor higher than expected for $M=8$ due to the fact that the difference in the number of paths executed by each processor is greater than the other cases. More specifically for the case of 8 paths ( $M=8$ ), two processors did execute two paths each but the third executed four paths. By comparison with the case of $M=16$ and three processors, this difference is only equal to one path.

From the experimental results as shown in Tables 4.1, 4.2 and 4.3 we noticed that as $M$ increases, the speed-up (relative to the case of $\mathrm{M}=4$ ) decreases, a fact that was proven previously. Thus our experiments confirmed that no major gains in efficiency can be achieved if the set is partitioned into more than $P$ subsets.

In the following sections we shall design and analyse parallel sequential search with and without broadcasting when the number of subsets is equal to P. For the former case two different versions of the parallel search are considered (referred to as versions 1.0 and 2.0). All algorithms partition the original set into P subsets, but from the point of view of the contents of the subsets, the two groups of subsets are quite different.

| M | T 1 | T 2 | T 3 | T 4 | TS | TN | SP 2 | SP 3 | SP 4 | SDO | PCO |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 4.15 | 2.77 | 1.42 | 1.43 | 4.14 | 4.13 | 1.50 | 2.92 | 2.90 | 0.24 | 0.24 |
| 8 | 4.84 | 2.78 | 2.80 | 1.42 | 4.82 | 4.81 | 1.49 | 1.48 | 2.92 | 0.24 | 0.48 |
| 16 | 5.18 | 2.77 | 1.77 | 1.42 | 5.16 | 5.15 | 1.50 | 2.34 | 2.92 | 0.24 | 0.48 |
| 32 | 5.39 | 2.79 | 1.91 | 1.42 | 5.36 | 5.33 | 1.49 | 2.17 | 2.92 | 0.72 | 0.72 |
| 64 | 5.50 | 2.80 | 1.88 | 1.43 | 5.45 | 5.42 | 1.48 | 2.21 | 2.90 | 0.72 | 1.20 |
| 128 | 5.61 | 2.83 | 1.92 | 1.45 | 5.50 | 5.46 | 1.47 | 2.16 | 2.86 | 0.96 | 2.65 |
| 256 | 5.77 | 2.89 | 1.95 | 1.47 | 5.55 | 5.50 | 1.44 | 2.13 | 2.82 | 1.20 | 5.30 |
| 512 | 6.03 | 3.03 | 2.03 | 1.53 | 5.57 | 5.54 | 1.37 | 2.04 | 2.71 | 0.72 | 11.08 |

TABLE 4.1: EXPERIMENTAL PERFORMANCE MEASUREMENTS OF THE PARALLEL SEARCH ALGORITHM WHEN SEARCHING FOR $\mathrm{K}(1)$.

| M | T 1 | T 2 | T 3 | T 4 | TS | TN | SP 2 | SP 3 | SP 4 | SDO | PCO |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 4.34 | 2.53 | 1.88 | 1.29 | 4.33 | 4.32 | 1.72 | 2.31 | 3.36 | 0.23 | 0.23 |
| 8 | 4.69 | 2.56 | 1.93 | 1.31 | 4.68 | 4.64 | 1.70 | 2.25 | 3.31 | 0.92 | 0.23 |
| 16 | 4.82 | 2.56 | 1.72 | 1.28 | 4.81 | 4.77 | 1.70 | 2.52 | 3.39 | 0.92 | 0.23 |
| 32 | 4.90 | 2.55 | 1.75 | 1.30 | 4.88 | 4.84 | 1.70 | 2.48 | 3.34 | 0.92 | 0.46 |
| 64 | 5.00 | 2.57 | 1.71 | 1.30 | 4.95 | 4.91 | 1.69 | 2.54 | 3.34 | 0.92 | 1.15 |
| 128 | 5.09 | 2.59 | 1.75 | 1.32 | 4.98 | 4.95 | 1.68 | 2.48 | 3.29 | 0.69 | 2.53 |
| 256 | 5.21 | 2.64 | 1.78 | 1.35 | 4.98 | 4.95 | 1.64 | 2.44 | 3.21 | 0.69 | 5.30 |
| 512 | 5.47 | 2.75 | 1.85 | 1.40 | 5.02 | 4.99 | 1.58 | 2.35 | 3.10 | 0.69 | 10.37 |

TABLE 4.2: EXPERIMENTAL PERFORMANCE MEASUREMENTS OF THE PARALLEL SEARCH ALGORITHM WHEN SEARCHING FOR THE KEY LOCATED AT THE MIDDLE POSITION OF THE SET.

| M | T 1 | T 2 | T 3 | T 4 | TS | TN | SP 2 | SP 3 | SP 4 | SDO | PCO |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 4.98 | 2.55 | 2.55 | 1.28 | 4.93 | 4.90 | 1.95 | 1.95 | 3.89 | 0.60 | 1.00 |
| 8 | 4.99 | 2.54 | 1.91 | 1.29 | 4.98 | 4.93 | 1.96 | 2.61 | 3.86 | 1.00 | 0.20 |
| 16 | 4.98 | 2.54 | 1.88 | 1.30 | 4.96 | 4.93 | 1.96 | 2.65 | 3.83 | 0.60 | 0.40 |
| 32 | 5.01 | 2.56 | 1.76 | 1.29 | 4.98 | 4.93 | 1.95 | 2.83 | 3.86 | 1.00 | 0.60 |
| 64 | 5.04 | 2.57 | 1.75 | 1.30 | 4.98 | 4.94 | 1.94 | 2.85 | 3.83 | 0.80 | 1.20 |
| 128 | 5.10 | 2.59 | 1.75 | 1.30 | 4.99 | 4.94 | 1.92 | 2.85 | 3.83 | 1.00 | 2.21 |
| 256 | 5.22 | 2.64 | 1.77 | 1.34 | 4.99 | 4.96 | 1.89 | 2.81 | 3.72 | 0.60 | 4.62 |
| 512 | 5.45 | 2.75 | 1.85 | 1.39 | 5.02 | 4.97 | 1.81 | 2.69 | 3.58 | 1.00 | 8.63 |

TABLE 4.3: EXPERIMENTAL PERFORMANCE MEASUREMENTS OF THE PARALLEL SEARCH ALGORITHM WHEN SEARCHING FOR K(N).

In mathematical terms, if processons are numbered by $k, k=1,2, \ldots, P$ then processor $k$ would access the following locations if
i) version 1.0
(k-1) $\frac{N}{P}+i$
ii) version 2.0 (i-1) P+k

### 4.2.1 PARALLEL SEQUENIIAL SEARCH WITHOUT BROADCASTING

In this algorithm the set of records is partitioned into $P$ subsets, each of which contains $\frac{N}{P}$ elements. Each processor searches a subset until either it finds the key or the subset is fully exhausted. Since the key is unique, only one of the $P$ activated processors would find it whereas all the others would perform exactly $\frac{N}{P}$ key comparisons. Therefore, when $P$ processons are being used, the timecomplexity of the algorithm is

$$
T_{p}=\frac{N}{P}
$$

On the other hand, if only one processor is used, the time complexity $T_{1}$ is given by

$$
T_{1}=j \quad \text { where } j=1,2, \ldots, N
$$

which is also equal to the following expression, if we consider the P subsets individually

$$
T_{1}=(k-1) \frac{N}{P}+i
$$

$$
\text { where } \begin{aligned}
k & =1,2, \ldots, p \\
1 & =1,2, \ldots, \frac{N}{P}
\end{aligned}
$$

Since $1 \leqslant \frac{N}{P}$, we have

$$
\begin{aligned}
T_{1} & \leqslant(k-1) \frac{N}{P}+\frac{N}{P} \\
& \leqslant k \frac{N}{P}
\end{aligned}
$$

The speed-up $S_{p}(k)$ is then

$$
S_{p}(k)=\frac{T_{1}(k)}{T_{p}} \leqslant \frac{k^{N / P}}{N / P}
$$

or

$$
S_{p}(k) \leqslant k, \quad k=1,2, \ldots, p
$$

Averaging the above expression over the $P$ subsets we get the average speed-up $S_{p}$ of the parallel search algorithm without broadcasting as:

$$
\begin{aligned}
S_{p} & \leqslant \frac{1}{P} \sum_{k=1}^{P} k \\
& \leqslant \frac{P+1}{2}
\end{aligned}
$$

and the efficiency $E_{p}$ as

$$
\begin{aligned}
\mathrm{F}_{\mathrm{p}}= & \frac{\mathrm{S}}{\mathrm{p}} \\
& \frac{\mathrm{P}+1}{2 \mathrm{P}}
\end{aligned}
$$

In Table 4.4 we present the experimental timing results of the parallel sequential search algorithm with no broadcasting. These results, as it is seen, are in close agreement with the predicted ones.


### 4.2.2 PARALLEL SEQUENTIAL SEARCH WIIH BROADCASTING

Cooperation among concurrent processes is one of the major key features to achieving efficient parallel algorithms. In particular, for our searching problem where the key is supposed to be unique, processors must maintain a certain degree of cooperation between themselves so that the current state of the search is known by every processor at every time. Such information when used appropriately, leads to an efficient searching algorithm since once the key is located by one processor, all the remaining ones also stop searching and thus avoid unnecessary key comparisons.

In the following, we shall consider two different versions which we call versions 1.0 and 2.0 for the parallel sequential search algorithm with broadcasting. Both versions partition the original set among the $P$ available processors and then allocate each processor to search one subset using the traditional sequential search algorithm. However the two versions differ from each other in that the elements accessed by one processor in one version are not the same elements accessed by the same processor in the other version. In other words, if processors are numbered by $k$, where $k=1,2, \ldots, \quad P$ then processor $k$ would access the following locations:

$$
(k-1) \frac{N}{P}+i
$$

in the case of version 1.0 and

$$
\text { (i-1) } P+k \text {, otherwise }
$$

where $1,1=1,2, \ldots, \frac{N}{P}$ represents the iteration number. Tables 4.5 and 4.6 list explicitly all the locations accessed by each processor $k$ for each iteration $i$ respectively for version 1.0 and version 2.0.

From the algorithmic point of view, when the algorithm is executed in parallel, P key comparisons are performed during every iteration i, however the inspected locations in version 1.0 differ from those inspected in version 2.0. More specifically, the P locations are consecutive in version 2.0 whereas they are distant by $P$ in version 1.0. Figure 4.1 illustrates these points when $N=32$ and $P=2$
i) Analysis of Version 1.0

The set of unordered records is partitioned into P subsets according to the indexing relative to version 1.0. Each subset contains $\frac{N}{P}$ items (for simplicity purposes, we select N a multiple of P ). It is a common practice that during the computational analysis, all the static and dynamic overheads are deliberately ignored since it is a difficult problem to include them. For these reasons we decided to ignore these overheads.

Using a single processor to execute the parallel algorithm version 1.0, the time-complexity $\mathrm{T}_{1}$ is proportional to the number of keys inspected. If $\mathrm{j}, \mathrm{j}=1,2, \ldots, \mathrm{~N}$ is the location where the target key is to be found then:

$$
T_{1}=j \quad \text { where } j=1,2, \ldots, N
$$

Proc 1

(a) Version 2.0

FIGURE 4.1: PARALLEL SEQUENTIAL SEARCH ALGORITHM WITH BROACASTING.

(b) Version 1.0

| Proc. | Locations accessed |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 2 | $\cdots$ | $\frac{\mathrm{N}}{\mathrm{P}}$. |
| 2 | $\frac{\mathrm{N}}{\mathrm{P}}+1$ | $\frac{\mathrm{N}}{\mathrm{P}}+2$ | - . | $2 \frac{N}{P}$ |
| $\stackrel{\square}{\bullet}$ | - | $\stackrel{\square}{\bullet}$ |  | . |
| k | $(k-1) \frac{N}{P}+1$ | $(k-1) \frac{N}{P}+2$ | -•• | $k \frac{N}{P}$ |
| $\stackrel{\square}{-}$ | , | - |  | $\stackrel{\square}{\text { - }}$ |
| P | $(p-1) \frac{N}{p}+1$ | $(\mathrm{P}-1) \frac{\mathrm{N}}{\mathrm{P}}+2$ | -•• | $\mathrm{P} \frac{\mathrm{N}}{\mathrm{P}}$ |

TABLE 4.5: LOCATION INDEXES ACCESSED BY THE PARALLEL SEQUENTIAL SEARCH ALGORITHM VERSION 1.0 PER EVERY PROCESSOR

| Proc. | Locations accessed |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | $\mathbf{P}+1$ | * $\cdot$ | $\left(\frac{N}{P}-1\right) P+1$ |
| 2 | 2 | P+2 | -•• | $\left(\frac{N}{P}-1\right) P+2$ |
| $\stackrel{+}{*}$ | - | - |  | $\stackrel{\rightharpoonup}{\bullet}$ |
| k | k | $\mathbf{P}+\mathrm{k}$ | -•• | $\left(\frac{N}{P}-1\right) P+k$ |
| - | $\stackrel{+}{*}$ | - |  | $\stackrel{+}{*}$ |
| $\mathbf{P}$ | P | $\mathbf{P}+\mathrm{P}$ | -•* | $\left(\frac{N}{P}-1\right) P+P$ | PROCESSOR

Since we assumed the existence (only successful searches are considered*), and uniqueness (only single-key search for multiplekey search analysis is quite similar to the unsuccessful case) of the key argument, then only one processor will locate the key after a certain number of key comparisons. Note that the number of iterations is also the number of keys compared by each processor since $P$ such keys are compared every iteration

$$
\begin{equation*}
T_{p}=1 \tag{4.1}
\end{equation*}
$$

and

$$
T_{1}=(k-1) \frac{N}{P}+i
$$

where $i=1,2, \ldots, \frac{N}{E}$
and $k=1,2, \ldots, P$.

From both equations defined in (4.1) we compute the speed-up $S_{p}(i, k)$ for every key found during iteration 1 by processor $k$ as

$$
\begin{equation*}
S_{p}(i, k)=\frac{T_{1}}{T_{p}}=1+\frac{N}{P}(k-1) \frac{1}{i} \tag{4.2}
\end{equation*}
$$

The average of the above expression over all the values $i=1,2, \ldots, \frac{N}{P}$ ylelds the average speed-up over all keys found by processor $k$. We denote such an average speed-up by $S_{p}(k)$ where

$$
S_{p}(k)=\frac{1}{N / P} \sum_{i=1}^{N / P} S_{p}(i, k)
$$

[^10]Substituting $S_{p}(i, k)$ by its value as defined in (4.2) and computing the corresponding summation, we obtain the following

$$
\begin{equation*}
S_{p}(k)=1+(k-1) \sum_{i=1}^{N / P} \frac{1}{i} \tag{4.3}
\end{equation*}
$$

An upper bound for $\Sigma 1 / i$ is derived as follows:

$$
\sum_{i=1}^{N / P} \frac{1}{i}<1+\int_{1}^{N / P} \frac{d x}{x}
$$

then

$$
\begin{align*}
\sum_{i=1}^{N / P} \frac{1}{i} & <1+\ln \frac{N}{P}-\ln 1 \\
& <1+\ln \frac{N}{P} \tag{4.4}
\end{align*}
$$

where $\ln$ is $\log$ base $e$.

Reporting (4.4) in (4.3) we get

$$
\begin{equation*}
S_{p}(k)<1+\left(1+\ln \frac{N}{p}\right)(k-1) \tag{4.5}
\end{equation*}
$$

Finally the average speed-up of this algorithm is obtained if we average $S_{p}(k)$ over all the values for $k$

$$
S_{p}=\frac{1}{P} \sum_{k=1}^{P} S_{p}(k)
$$

Substituting $S_{p}(k)$ by its equivalent value defined in (4.5) we get an upper bound for the parallel sequential search algorithm average speed-up as

$$
S_{p}<\frac{p-1}{2} *\left(1+\ln \frac{N}{P}\right)+1
$$

In Figure 4.2, we plotted the theoretical speed-up of version 1.0 versus the number of processors which is superlinear* for $P<\frac{N}{e}$ and linear otherwise. Such a superlinear speed-up is logically achievable since broadcasting 'kills' off unnecessary searches. For instance, consider the problem of searching a set of N records, $\mathrm{N}=$ 8192 for a key which is located at 4097. Sequentially, the time complexity of the algorithm is proportional to

$$
\mathrm{T}_{1}=4097
$$

Now using two processors, this key would be found by one of the processors after one single key comparison. According to our broadcasting assumption, the second processor would also make one key comparison.

Therefore, the time complexity $\mathrm{T}_{2}$ is:

$$
\mathrm{T}_{2}=1
$$

Consequently, the speed-up for this particular example is

$$
S_{p}=\frac{T_{1}}{T_{2}}=\frac{4097}{1}=4097
$$

which is greater than 2.

In Table 4.7 we present the experimental timing results of the parallel sequential search algorithm version 1.0. As predicted, the average speed-up is superlinear but not as high as those theoretical

[^11]FIGURE 4.2: THEORETICAL SPEED-UP OF THE PARALLEL SEQUENTIAL SEARCH ALGORITHM VERSION 1.0


values since the overheads were not included in the mathematical model.

The measured static overheads (see Table 4.8) as obtained from the Neptune system are very negligible. Now due to the fluctuation in the timings, we have obtained 'negative' (i.e. less than zero) overhead figures. To obtain accurate overhead measurements we need to measure $T_{1}, T_{S}$ and $T_{N}$ in exactly the same experimental environment. However, due to the small timing nature of our algorithms (round about a few seconds), these fluctuations are unavoidable and consequently, an overhead with a minus sign should not be interpreted as a gain but as a loss which could not be measured accurately.

## ii) Analysis of Version 2.0

As with the previous method, it is obvious to see that every record is accessed by only one processor at a time. If $k$ is the number of a processor, $k=1,2, \ldots, P$, then each processor will access for every iteration $i, i=1,2, \ldots, \frac{N}{P}$, the following location

$$
\begin{equation*}
(1-1) P+k \tag{4.6}
\end{equation*}
$$

where $i=1,2, \ldots, \frac{N}{P}$
and $k=1,2, \ldots, P$.

Thus, using a single processor, the time-complexity is also equal to the number of key comparisons which in this case is equal to the expression defined in (4.6.). The time-complexity of the algorithm when $P$ processors are being used is still equal to the number of iterations performed and defined previously in (4.1). Consequently, the speed-up for every key found by processor $k$ is
TABLE 4.8: THE MEASURED STATIC OVERHEADS OF THE PARALLEL
SEQUENTIAL ALGORITHM VERSION 1.0


$$
S_{p}=\frac{(i-1) p+k}{i}=P+(k-P) / i
$$

Proceeding in a similar manner as version 1.0, we first average over all possible values for 1 , obtaining the average speed-up, $S_{p}(k)$ of the parallel algorithm, over all the keys found by processor $k$

$$
S_{p}(k)=\frac{1}{N / P} \sum_{i=1}^{N / P}(P+(k-P) / i)
$$

which simplifies to the following

$$
S_{p}(k)=P+\left(\frac{k-P}{N / P}\right) \sum_{i=1}^{N / P} \frac{1}{i}
$$

or if the sum term is bounded by $1+\ln \frac{N}{p}$

$$
S_{p}(k)<P+\left(\frac{k+P}{N / P}\right)\left(1+\ln \frac{N}{P}\right)
$$

The overall average speed of algorithm 2.0 is obtained by averaging $S_{p}(k)$ over all possible values of $k$.

$$
\begin{gather*}
S_{p}=\frac{1}{P} \sum_{k=1}^{P} S_{p}(k) \\
S_{p}<\frac{1}{P} \sum_{k=1}^{P} P+\frac{k-P}{N / P}\left(1+\ln \frac{N}{P}\right) \tag{4.7}
\end{gather*}
$$

which simplifies to the following expression after computing the corresponding sum:

$$
S_{p}<P-\frac{P^{2}}{N}\left(1+\ln \frac{N}{P}\right)+\frac{1}{N}\left(1+\ln \frac{N}{P}\right) \sum_{k=1}^{P} k
$$

or

$$
\sum_{k=1}^{P} k=\frac{P(P+1)}{2}
$$

Substituting the above sum in expression (4.7) we obtain

$$
S_{p}<P-\frac{P^{2}}{N}\left(1+\ln \frac{N}{P}\right)+\frac{P(P+1)}{2 N}\left(1+\ln \frac{N}{P}\right)
$$

which is also

$$
\begin{equation*}
S_{p}<P\left[1-\frac{(P-1)}{2 N}\left(1+\ln \frac{N}{P}\right)\right] \tag{4.8}
\end{equation*}
$$

and

$$
E_{p}=\frac{S_{p}}{P}=1-\frac{(p-1)}{2 N}\left(1+\ln \frac{N}{P}\right)
$$

Note that as $\mathrm{N} \rightarrow{ }^{+\infty}, \mathrm{S}_{\mathrm{p}}$ and $\mathrm{E}_{\mathrm{p}}$ tend to P and 1 respectively.

In Table 4.9 we present the experimental average speed-ups of the parallel sequential search algorithm version 2.0, where each line corresponds to the performance of the considered algorithm when searching for a random key. A total of 100 such keys is searched and the experimental performance measurements of the algorithm are then computed.

The static overheads which are negligible are presented in Table 4.10.

### 4.3 A PARALLEL IMPLEMENIATION OF THE BINARY SEARCA

In the following section, we shall consider a multiprocessor implementation of a well known search algorithm, i.e. the binary search method, when searching an ordered set of records for the existence of a particular key. Based on the 'divide-and-conquer' strategy, the binary search algorithm proves to be very efficient when compared with the sequential algorithm. Using such a method,


|  |  |  |  |  |  | IKEY | $T 1$ | TS | TN | SDO | PCO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IREX | T1 | TS | TN | SDO | PCO | 4こ22 | 20．750 | 29.603 | 29.700 | ． 33 | .67 |
|  |  |  |  |  |  | ～？${ }^{\text {？}}$ | 72．7： | 70．100 | 70．720 | －$=6$ | 0.50 |
| 135 | ．909 | ．800 | ． 930 | 11.11 | 0.00 | ？ |  | 70.700 | 70．909 | － 3 | .32 |
| 224 | 1．700 | 1．rin | 1．000 | 0.00 | 11．76 | $\because$ | 71.990 | 71.600 | 71．300 | ． 31 | ． 31 |
| フํา | 2.100 | 2.150 | － 200 | 0.00 | 0.00 | $\cdots$－ | －2．0ヘ0 | 71．700 | 7． 9 9e | ． 31 | ．03 |
| 419 | 7.290 | 7.100 | $7.2 ヘ 0$ | 7．13 | 0.0 .9 | ヘプ！ | 72.500 | 72．009 | 72．E0응 | ． 3 ： | ． 31 |
| 497 | 7.300 | 7． 300 | 3.208 | －2．03 | 3.03 | AT：${ }^{\text {a }}$ | 72．790 | 32．000 | ご，－¢ | － 31 | ． 01 |
| 54： | 4.500 | A． C （\％） |  | －2．22 | 2.22 | ＊075 | 7z．Ann | 37.100 | 72．200 | － 2 | ．e0 |
|  | 4.600 | $4 . \mathrm{ENO}$ | 9.609 | 2.17 | 0.00 | 1849 A8e？ | 7 73.900 | 23．200 | 77．7n0 | －2\％ | .00 .9 |
| 730 | 4.900 | $4.09 n$ | 1.909 | 2.04 | 0.00 | ARe？ | 33.792 74.100 | 77．70n | 27．Ene | \％ | － 79 |
| $\cdots 1$ | E100 | 5.010 | 5.000 | 0.00 | 1.96 | A0：5 | 74，100 | 73， 9 O | 7！．9n¢ | ． 5 | －29 |
| $0 \leq 2$ | $\leq .490$ |  | 6.109 | 1.56 | 0.00 | 496\％ | 74．200 | 3I． 200 | 77．990 | － 29 | ． 88 |
| ：$:$ n | 7.720 | 3.790 | 7.300 | 0.00 | 0.00 | －ifor | 34， | 74．209 | 7A，102 | － 28 | －29 |
| $130 \%$ | 0.100 | 9.100 | 9.109 | 0.00 | 0.00 | \％ar | 34．6 ${ }^{44}$ | 7A．${ }^{\text {2 }}$ 20 | 74．500 | ． 58 | ． 29 |
| 1443 | 0.690 | $\bigcirc \cdot 190$ | 9.500 | 1.04 | 1.04 |  | 34．800 | 71． 700 | 71．600 | － 29 | － 57 |
| 1377 | 12.700 | 10.603 | 10.609 | 0.09 | ．93 | － 377 | 76．500 | 36.200 | 36.300 | ． 27 | ． 5 |
| 1878 | 12.409 | 12，300 | 12.100 | ． 81 | 0.00 | 5572 | 37.400 | 77．000 | 37．200 | ． 53 | ． 53 |
| 20.33 | 17.300 | 13.000 | 13.100 | ． 76 | ． 76 | － | 32.000 | 77．700 | \＄7．800 | ． 26 | ．53 |
| 2017 | 13.300 | 13.200 | 13.200 | 0.00 | ．7\％ | －735 | 79.50 | 28．100 | こ0．309 | ． 52 | ． 52 |
| 2ヘ2？ | 13.400 | 13.290 | 13.300 | －75 | ． 75 | 5950 | 79．250 | ． 38.900 | 39.000 | ． 20 | ． 51 |
| 2070 | 13.400 | 13．200 | 13.300 | ． 75 | ． 73 | 5918 | 79．500 | 39．200 | 39，100 | － 51 | ．25 |
| 20 | 17.600 | 13.400 | 13.500 | .74 | ．74 | 6210 | 41.200 | 10.900 | 11．000 | －21 | .49 |
| 209E | 13．700 | 13.600 | 13.700 | ． 73 | 0.00 | 5246 | 41.500 | 11．290 | A1．300 | ． 24 | ． 48 |
| 2126 | 14.000 | 12.900 | 11.000 | ． 71 | 0.00 | 6270 | 41.600 | 41．300 | A1．100 | －24 | －48 |
| 2283 | 14.900 | 12．800 | 14．800 | 0.00 | ． 67 | 6？${ }^{\text {¢ }}$ | 41.900 | 11.400 42 | 11．500 | －24 | ． 95 |
| 2324 | 15.300 | 15.200 | 15.200 | 0.00 | ． 65 | 5530 | 43.100 | 12.800 | A2．900 | ． 23 | ． 46 |
| 2397 | 15.800 | 15，500 | 15.700 | 1.27 | ． 63 | 3623 | 43.600 | 13.200 | 43.100 | ． 46 | ． 46 |
| 2397 | 15.800 | 15.600 | 15.790 | ． 63 | ． 63 | 6749 | 44．490 | 14.000 | Aㅅ．100 | ． 23 | ． 68 |
| 259\％ | 17.000 | 16.900 | 17．000 | ． 59 | 0.00 | 6755 | 44．400 | 11.000 | 14．100 | ． 23 | ． 68 |
| $\underline{2} 004$ | 17.100 | 16.990 | 17.100 | 1.17 | 0.00 | 6768 | 44.400 | 1A．000 | A1． 200 | ． 45 | ． 15 |
| 2636 | 17.300 | 17.209 | 17.200 | 0.00 | ． 58 | 5996 | 45．700 | A5．300 | AE，100 | － 22 | ． 66 |
| 2721 | 18.800 | $17 . \leq 00$ | 17.800 | 1.11 | 1.11 | 7051 | 46.100 | 45.700 | AS．800 | ． 23 | .65 |
| 2748 | 18.000 | 17.992 | 17.900 | 0.00 | ． 56 | 7091 | 46.200 | 45.900 | 46.100 | ． 43 | ． 22 |
| 2927 | 18.600 | 18.400 | 19.500 | ． 54 | ． 54 | 7111 7130 | 46.400 | 16．100 | 16.100 | 0.00 | ． 65 |
| 3106 | 21.000 | 20.890 | 20.902 | ． 48 | ． 18 | 7130 | 46.500 | 15.190 | 43．300 | ． 43 | .13 |
| 3207 | 21．100 | 30.900 | 20.920 | 0.00 | ． 95 | 7179 | 45.808 | 16.490 17.700 | A5． 000 | ． 21 | ． 64 |
| ㅈํ73 | 21.500 | 21.300 | $=1.100$ | ． 47 | .47 | 7409 | 48.100 | 47，700 | A7．920 | －42 | .42 |
| 7209 | 21．300 | 2：．400 | 21.300 | ． 46 | ． 46 | 75 | 48.800 49.300 | 18,400 18,800 | 48.500 | － 20 | ． 61 |
| 732： | 21.200 | 21.600 | 21.700 | ． 46 | ． 46 | 7 707 | 49.300 50.300 | 18.800 30.002 | 19.000 50.100 | .41 .20 | ．61 |
| ファ20 | 24.909 22.709 | 21.600 | 21.702 29.700 | ． 46 | ． 46 | 7 P 17 | 59.400 | 50.000 | 50.100 | ． 20 | .60 |
| 3424 | 22． 200 | 22．300 | 22．300 | 0.90 | ． 89 | 7892 | 50.400 | 50.000 | 50.200 | ． 40 | ． 40 |
| 744n | 22．600 | 22．300 | 22．009 | ． 44 | ． 88 | 7007 | 50.900 | 50.500 | 50.600 | ． 20 | ． 59 |
| 7\％ | 27．109 | 22．900 | 22.000 | ． 43 | ． 43 | 700\％ | \＄1．000 | 50．500 | 50．620 | ． 20 | ． 78 |
| 7550 | 27．30¢ | 2z． | こ3．100 | ． 43 | .86 | 2109 | Ez．900 | 53．520 | 53.600 | ． 19 | ． 56 |
| フィフ7 |  | 22．c9n | 24．000 | ． 41 | ． 83 | e14t | 54.109 | 53.700 | 53．792 | 0.00 | ．74 |
| ？¢ ¢ ？ | 2¢． 3 ¢？ | ご．1＾＾ | 25．205 | ． 40 | ． 40 | 9190 | 55.300 | 51.800 | 55.000 | ． 36 | .54 |
| 700m | －5．ssi | 2¢． 20 | 22． 200 | .39 | ． 78 | $919 \pm$ | 55.300 | －4．800 | 5.000 | ． 36 | ． 5 A |
| 70.7 | 7\％ | ご | $=5.508$ | ． 78 | － 5 |  |  |  |  |  |  |
| ？ | 25． | 2\％．En | －5．70 | ． 78 | 0.90 |  |  |  |  |  |  |
| ？$\square^{\text {¢ }}$ | 22． | 2T．-9 ¢ | －2． 290 | ， 3 | ． 77 |  |  | n | P $\cap 5$ |  |  |
| $\because 17$ | 29．2n9 | ご．： | －0．09\％ | $\because 6$ | ． 34 |  |  |  |  |  |  |
| $\because \because$ | －3． 2 ¢ | 20．1： | 2¢．300 | ． 34 | ， 3 A |  |  |  |  | 500 | FCO |
| $n{ }^{\text {：}}$ 。 | ご．7nn | － 9.1 y | $29 . \leq 08$ | ． 57 | ． 34 |  |  |  |  |  |  |

the total search time can be considerably reduced to $\log (N)+1$, where $N$ is the size of the set.

Basically, the binary search divides the set into two subsets and compares the key with the element at the middie position of the set. From the result of this comparison, it is possible to determine which of the two subsets the key being sought belongs to, then concentrates only on that half. Consequently, the interval size is at least halved at each iteration, so the total search time complexity is proportional to $\log (N)+1$, where $N$ is the size of the original set of records.

The sequence of key comparisons made by the binary search algorithm is predetermined. More specifically, it is based on the value of the key being sought and the value of $N$. Thus, if a structure is to be used to represent all these decisions, one would choose a binary tree structure. For example, to search a telephone directory, for a name starting with $S$ the following binary tree describes the comparison structure of a possible search.


FIGURE 4.3: A BINARY TREE REPRESENTATION OF THE COMPARISON DECISIONS

For the parallel implementation of the binary search algorithm we suggested and analysed three different versions of parallel algorithms based on the partition of the original set of records among the $P$ available processors. The first version allocates to each processor $k, k=1,2, \ldots, P$ the records stored at the following locations:

$$
(k-1) \frac{N}{P}+1
$$

where $i=1,2, \ldots, \frac{N}{p}$. The disadvantage of such a version 1 ies in the fact that all the processors will soon become idle (and that after a single key comparison) while only one is searching the subset which is likely to contain the target key because all, except one, found that the key is outside their subset and there is no reason to carry on seaching. The second version which allocates to each processor $k, k=1,2, \ldots, p$ the following locations:

$$
(i-1) P+k
$$

where $i=1,2, \ldots, \frac{N}{P}$ removes the above anomaly and consequently keeps all the processors busy until the key is found by one of them. However, only one processor is performing useful work (search) since we know that the other searches are fallures. In the last version, we approached the problem differently from the two previous ones. In the two first versions, once the set is partitioned, each processor will perform the binary search algorithm until the key is either found or not. However with version 3.0, each processor performs a single iteration of the binary search. If the key is found, then the algorithm terminates successfully, otherwise one of the active processors defines the bound location indexes of the new subset that is likely to contain the desired key. In the case that
the key is not yet found, this new subset is then partitioned into $P$ smaller subsets and the process continues until the key is found. Consequently, this version has the advantage that the size of the set to be searched in the next iteration decreases much faster than in the other two versions. In versions 1.0 and 2.0, the subset is halved into two portions in every iteration whereas it is divided by $2 P$ in the third version.

The analysis of each version, as well as experimental results obtained when implementing the algorithms on the Neptune system, is discussed in the following sub-sections:

### 4.3.1 PARALLEL BINARY SEARCH VERSIONS 1.0 AND 2.0

We assume, for simplicity in the analysis, that N , the size of the set, and P are powers of 2. A model for the parallel binary search on an MIMD multiprocessor with negligible overheads is as follows.

Using a single processor, it takes at least log $\mathrm{N}+1$ key comparisons in the worst case to determine whether or not a given key exists.

With p processors in use, where each of which applies the binary algorithm to search a subset of $\frac{N}{P}$ elements, we require, in the worst case, $\log \frac{N}{\mathrm{P}}+1$ key comparisons. Thus, the speed-up in the worst case is

$$
\begin{aligned}
& S_{p}=\frac{T_{1}}{T_{p}} \leqslant \frac{\log N+1}{\log \frac{N}{p}+1} \\
& S_{p} \leqslant 1+\frac{\log P}{\log \frac{N}{P}+1} \\
& E_{p}=\frac{S_{p}}{P}
\end{aligned}
$$

| I KEY | T1 | T2 | T3 | T5 | SP2 | SP3 | 884 | IKEY | T1 | T2 | T3 | T5 | SP2 | SP3 | SP4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 107 | 30.600 | 10.309 | 17.500 | 19.000 | 1.067 | 1.177 | 1.1414 | 4121 | 21.200 | 30.100 |  |  |  |  |  |
| 122 | 20.109 | 18.700 15.800 | 19.600 19.300 | 17.400 | 1.075 | 1.081 | 1.155 | A194 | 20.500 | 30.300 | 36.000 | 29.400 29.700 | .704 .680 | . 815 | .721 .718 |
| 376 463 | 17.100 29.500 | 15.800 10.200 | 19.300 18.805 | 15.300 17.900 | 1.082 1.088 | . 888 | 1.118 | A194 4205 | 21.300 | 30.300 | 31.799 31.400 | 29.790 20.600 | . 680 | . 685 | .718 |
| 534 | 20.000 | 10.600 | 17.100 | 17:200 | 1.088 1.075 | 1.090 1.170 | 1.145 | 1223 | 20.509 | 30.20n | 29.170 | 28.900 | . 670 | . 784 | .70\% |
| 610 | 19.900 | 18.600 | 19.300 | 17.300 | 1.070 | 1.031 | 1.150 | 4233 | 21.300 | 30.300 | 29.600 | 29.320 | . 703 | - 370 | . 729 |
| 675 | 20.700 | 19.300 | 19.600 | 18.000 | 1.073 | 1.056 | 1.150 | ${ }^{4} 480{ }^{\circ}$ | 17.500 21.100 | 33.700 30.600 | 26.100 | ? 30.300 | . 681 | . 670 | . 69 |
| 754 | 20.100 | 18.700 | 18.900 | 17.100 | 1.075 | 1.063 | 1.155 | 4558 | 20.600 | 30.300 | 25.800 | 28.609 | .690 | . 6906 | , 718 |
| 783 | 20.600 | 19.309 | 18.700 | 18.100 | 1.067 | 1.102 | 1.138 | 4579 | 21.100 | 29.900 | 26.300 | 29.900 | . 706 | .802 |  |
| 799 1097 | 20.400 20.600 | 18.900 19.200 | 17.900 15.500 | 17.800 18.000 | 1.079 1.073 | 1.140 1.329 | 1.146 1.144 | 4605 | 21.300 | 30.100 | 30.300 | 39.500 | .798 | .703 | . 722 |
| 1108 | 18.300 | 17.100 | 17.500 | 16.100 | 1.070 | 1.046 | 1.137 | 4741 | 21.200 | 31.500 | $\underline{19.200}$ | 29.900 | . 673 | . 726 | . 709 |
| 1170 | 20.000 | 18.600 | 18.700 | 17.200 | 1.075 | 1.070 | 1.163 | 4800 | 12.500 | 23.700 22.600 | 30.700 28.700 | 25.100 20.600 | . 669 | . 560 | . 685 |
| 1310 | 19.800 | 18.500 | 19.200 | 17.200 | 1.070 | 1.031 | 1.151 | 4802 | 20.700 | 32.500 | 29.900 | 38.800 | . .679 | . 436 | . 607 |
| 1412 | 18.300 | 17.000 | 15.600 | 15.900 | 1.076 | 1.173 | 1.251 | 4.843 | 21.150 | 30.100 | 30.100 | 29.200 | . 701 | . 6994 | . 723 |
| 1419 | 20.600 | 19.200 | 17.000 | 17.900 | 1.073 | 1.212 | 1.151 | 4802 | 20.500 | 30.100 | 30.600 | 28.500 | . 681 | . 670 | . 719 |
| 1466 | 20.000 19.800 | 18.600 18.600 | 18.600 18.700 | 17.200 17.300 | 1.075 1.055 | 1.075 1.059 | 1.163 1.145 | 1903 | 21.100 | 30.800 | 30.000 | 29.500 | . 685 | . 703 | . 715 |
| 1412 | 16.900 | 18.600 | 18.900 | 14.700 | 1.083 | 1.894 | 1.145 1.150 | ${ }_{5}^{4947}$ | 21.200 20.500 | 30.300 30.500 | 30.100 | 29.400 | . 700 | . 704 | . 721 |
| 1523 | 20.600 | 19.200 | 19.100 | 17.900 | 1.073 | 1.079 | 1.151 | 5162 5183 | 21.500 20.500 | 30.500 30.800 | 28.200 28.400 | 28.400 39.000 | . 672 | . 727 | . 722 |
| 1611 | 20.500 | 19.100 | 17.200 | 17.800 | 1.073 | 1.192 | 1.152 | 5206 | 20.600 | 30.000 | 29.000 | 28.000 | . 6667 | . 722 | . 727 |
| 1633 | 20.300 | 19.900 | 18.700 | 17.600 | 1.074 | 1.096 | 1.153 | 5289 | 21.100 | 30.200 | 30.100 | 29.400 | . 699 | . 701 | . 718 |
| 1655 | 20.600 | 19.100 18.700 | 18.700 17.000 | 10.000 17.200 | 1.079 | 1.102 | 1.144 | 5386 | '20.600 | 30.700 | 29.500 | 28.600 | . 671 | . 699 | . 720 |
| 1793 1829 | 20.000 20.600 | 18.700 19.300 | 17.000 18.500 | 17.200 17.800 | 1.070 2.067 | 1.176 | 1.163 1.157 | 5394 5485 | 20.500 | 30.000 31.200 | 30.100 | 28.500 | . 683 | . 689 | . 719 |
| 1958 | 20.000 | 18.600 | 19.400 | 17.200 | 1.075 | 1.031 | 1.163 | 5485 5525 | 21.100 21.200 | 31.200 30.900 | 30.600 | 29.900 | . 676 | . 796 | . 718 |
| 1980 | 18.400 | 17.100 | 16.950 | 16.000 | 1.076 | 1.089 | 1.150 | 5553 | 21.000 | 30.500 | 30.700 | 29.400 | . 689 | . 684 | . 7114 |
| 2079 | 20.200 | 18.900 | 16.100 | 28.400 | 1.069 | 1,232 | . 711 | 5726 | 20.400 | 29.300 | 29.100 | 29.600 | . 696 | . 701 | . 713 |
| 2119 | 20.500 | 19.200 | 17.100 | 29.600 | 1.088 | 1.199 | . 717 |  | 21.400 | 31.200 | 26.200 | 29.100 | . 686 | 1817. | . 735 |
| 2201 | 20.400 | 19.200 | 15.700 | 28.600 | 1.062 | 1.299 | . 713 | 6292 | 18.900 | 28.300 | 29.100 | 26.000 | . 660 | . 619 |  |
| 2234 | 19.900 | 18.700 | 18.600 | 27.900 | 1.064 | 1.070 | . 713 | 6371 | 21.200 | 30.700 | 29.900 | 29.100 | . 691 | . 709 | . 729 |
| 2363 | 20.500 | 19.200 | 19.300 | 28.800 | 1.068 | 1.002 | . 712 | 6439 | 21.100 | 31.300 | 30.100 | 29.900 | . 674 | . 701 | . 730 |
| 2454 | 19.800 | 18.500 | 17.100 | 28.100 | 1.070 | 1.158 | . 705 | 6744 | 17.300 | 25.500 | 30.800 | 25.600 | . 678 | . 562 | . 676 |
| 2536 | 16.700 | 15.500 | 18.800 | 25.000 | 1.077 | . 81.101 | . 668 | 6798 | 20.400 | 30.000 | 25.700 | 28.400 | . 680 | . 794 | . 718 |
| 2563 2632 | 20.700 16.700 | 19.500 15.700 | 18.800 18.700 | 29,300 25.300 | 1.062 1.064 | 1.101 .893 | . 706 | 6888 | 17.300 | 25.700 | 30.000 | 25.500 | . 673 | . 577 | . 678 |
| 2933 | 20.600 | 19.200 | 27.600 | 29.200 | 1.073 | . 746 | . 705 | 7034 | 20.600 21.300 | 30.600 30.900 | 30.500 25.800 | 78.300 | . 673 | . 675 | . 738 |
| 2998 | 19.900 | 18.700 | 29.100 | 37.900 | 1.064 | . 684 | .713 | 7240 | 17.300 | 25.600 | 35.500 | 25,800 | . .676 | . 6867 | . 671 |
| 3021 3099 | 20.600 20.500 | 19.200 19.400 | 29.800 27.100 | 28.700 28.800 | 1.073 | . 691 | . 718 | 7341 | 21.300 | 31.100 | 29.900 | 29.200 | . 685 | . 712 | . 729 |
| 3089 3092 | 20.500 18.300 | 19.400 17.100 | 27.100 $\mathbf{2 2 . 9 0 0}$ | 28.800 25.000 | 1.057 1.070 | .756 | . 712 | 7345 | 20.900 | 30.500 | 28.200 | 28.500 | . 685 | . 712 | . 733 |
| 3096 | 16.800 | 15.800 | 29.600 | 31.900 | 1.063 | . 568 | . 675 | 7375 7388 | 20.900 18.800 | 31.200 28.400 | 29.700 29.900 | 28.700 26.000 | .670 .662 | .704 .699 | -728 |
| 3141 | 20.600 | 19.300 | 29.800 | 28.600 | 1.067 | . 691 | . 720 | 7388 7512 | 18.800 17.300 | 28.400 25.600 | 29.900 30.800 | 28.000 75.500 | . 6672 | -692 | . 678 |
| 3148 | 18.300 | 17.290 | 30.000 | 23.800 | 1.064 | .610 | . 709 | 7804 | 18.900 | 29.100 | 30.900 | 25.700 | . 673 | . 612 | . 735 |
| 3151 | 20.300 | 19.100 | 29.700 | 38.600 | 1.063 | . 6894 | .710 | 7853 | 20.800 | 30.600 | 30.000 | 28.700 | . 680 | . 693 | . 725 |
| 3250 | 19.900 19.800 | 18.809 18.700 | 29.700 29.800 | 29.200 $\mathbf{2 7 . 9 0 0}$ | 1.059 1.059 | . 670 | . 706 | 7985 | 21.100 | 30.200 | 29.500 | 29.200 | . 699 | . 715 | . 723 |
| 3324 | 18.500 | 17.109 | 29,100 | 25.600 | 1.082 | . 629 | . 723 | 8028 8155 | $\begin{aligned} & 19.000 \\ & 21.400 \end{aligned}$ | 28.500 30.700 | 28.900 25.900 | $\begin{aligned} & 25.800 \\ & 29.300 \end{aligned}$ | . 6697 | . 6857 | .736 .730 |
| 3364 | 15.200 | 17.199 | 29.900 | 25.500 | 1.064 | . 609 | . 714 |  |  |  | 25.900 | 29.350 | . 697 | . 826 | . 730 |
| 3385 | 29.400 | 19.200 | 29.200 | 29.500 | 1.082 | . 699 | . 716 |  |  |  |  |  |  |  |  |
| 3400 3830 | 16.800 29.000 | 15.509 19.007 | 29.900 20.100 | 25.200 78.890 | 1.094 1.033 | . 5992 | . 6697 | average |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | 19.869 | 23.719 | 25.071 | 25.050 | . 883 | . 837 | . 829 |

PARALLEL BINARY SEARCH ALGORITHM VERSION 1.0 aO Savahtano oruvis agensviak ahu をJW 【H山

Table 4.11 shows the theoretical speed-up $S_{p}$ and efficiency $E_{p}$ versus $P$ when $N=8192$ records.

| $P$ | 2 | 4 | 8 | 16 |
| :---: | :---: | :---: | :---: | :--- |
| $S_{p}$ | 1.077 | 1.167 | 1.273 | 1.400 |
| $E_{p}$ | 0.538 | 0.292 | 0.159 | 0.087 |

TABLE 4.11: EXPECTED THEORETICAL SPEED-UP AND EFFICIENCY OF THE PARALLEL BINARY SEARCH

Experiments on the Neptune system have shown that for both versions of the parallel binary search, the average speed $S_{p,} p=2,3,4$ is less than unity, see Tables 4.12 and 4.14.

From both theoretical and experimental points of view, the parallel binary search versions 1.0 and 2.0 achieve poor average performance results. Theoretically though (see Table 4.11), there is a slight increase in speed as the number of processors is doubled.

The static overheads for both methods are negligible (see Tables 4.13 and 4.15).

The reason for such a poor performance for these parallel algorithms lies in the fact that adding more processors does not equally split the total task amongst the processors. For instance, if we double the number of processors from $P$ to $2 P$ we reduce $T_{p}$ by only a single key comparison, since $\log \frac{N}{2 P}=\log \frac{N}{P}-1$. Version 3.0, which shall be analysed in the next paragraph, is likely to improve this poor performance since it manages to split the jobs equally amongst the processons.
THE EXPERIMENTAL RESULTS 2.0

$$
\text { SEARCH ALGORITHM VERSION } 2.0
$$

| IKEX | T1 | T2 | T4 | \$22 | SP4 | IREY | T1 | $\mathbf{T 2}$ | T4 | SP2 | SP4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 107 | 17.000 | 25.809 | 27.100 | . 659 | . 627 | 4121 | 17.500 | 26.700 | 28.100 | . 655 | . 623 |
| 122 | 16.990 | 26.309 | 27.100 | . 643 | . 624 | 4194 | 17.300 | 26.600 | 27.809 | . 650 | .622 |
| 376 | 14.500 | 21.700 | 27.100 | . 587 | . 535 | 9205 | 17.400 | 27.000 | 25.200 | . 644 | . 690 |
| 463 | 17.100 | 26.600 | 26.100 | . 643 | . 648 | 4.223 | 17.400 | 26.600 | 26.800 | . 654 | . 649 |
| 534 | 17.000 | 26.109 | 27.000 | . 644 | . 630 | 4233 | 17.600 | 27.600 | 28.100 | . 638 | . 620 |
| 610 | 16.900 | 26.290 | 26.500 | . 845 | . 638 | 9.280 | 14.800 | 25.300 | 27.000 | . 585 | . 518 |
| 675 | 17.290 | 27.000 | 26.300 | . 637 | . 654 | 1409 | 17.500 | 27.000 | 27.700 | . 648 | . 632 |
| 754 | 17.000 | 26.600 | 26.600 | . 639 | . 639 | ${ }^{3558}$ | 17.300 | 26.700 | 27.700 | . 648 | . 625 |
| 793 | 17.100 | 26.700 | 26.500 | . 640 | . 695 | 4579 | 17.500 | 26.100 | 27.500 | . 663 | . 636 |
| 799 | 17.100 | 26.299 | 25.000 | . 653 | . 658 | 9.605 | 17.300 | 27.000 | 29.109 | . 641 | . 595 |
| 1097 | 17.100 | 26.300 | 27.200 | . 650 | . 629 | 4741 | 17.500 | 27.200 | 27.000 | . 643 | . 698 |
| 1108 | 15.800 | 26.900 | 26.900 | . 598 | . 587 | 4776 | 14.800 | 25.100 | 27.200 | . 590 | . 514 |
| 1170 | 17.000 | 26.509 | 26.000 | . 642 | . 634 | 4800 | 11.100 | 22.200 | 27.200 | . 500 | . 108 |
| 1310 | 17.000 | 26.090 | 27.100 | . 654 | . 627 | 1802 | 17.290 | 26.900 | 27.600 | . 639 | . 623 |
| 1412 | 15.790 | 26.193 | 27.100 | .602 | . 579 | 1845 | 17.400 | 27.000 | 26.900 | . 644 | . 64.7 |
| 1419 | 17.100 | 27.209 | 27.500 | . 629 | .622 | 4882 | 17,300 | 26.900 | 27.600 | . 643 | . 627 |
| 1466 | 17.000 | 26.609 | 27.000 | . 639 | . 630 | 4903 | 17.500 | 26.100 | 27.100 | . 670 | . 646 |
| 1490 | 16.900 | 27.200 | 27.300 | . 621 | . 619 | 1947 | 17.500 | 27.200 | 27.700 | . 643 | . 632 |
| 1512 | 14.609 | 25.000 | 26.700 | . 584 | . 547 | 5162 | 17.300 | 27.400 | 27.100 | . 631 | . 631 |
| 1523 | 17.000 | 26.200 | 26.800 | . 649 | . 634 | 5183 | 17.500 | 26.000 | 26.800 | . 653 | . 653 |
| 1611 | 17.100 | 26.100 | 27.000 | . 655 | . 633 | 5206 | 17.300 | 27.100 | 27.500 | . 638 | . 629 |
| 1633 | 17.100 | 26.100 | 26.900 | . 655 | . 636 | 5299 | 17.500 | 26.900 | 27.100 | . 651 | . 696 |
| 1655 | 17.200 | 25.700 | 27.000 | . 669 | . 637 | 5386 | 17.300 | 26.700 | 27.200 | . 648 | . 636 |
| 1793 | 17.100 | 26.500 | 26.700 | . 645 | . 690 | 5394 | 17.300 | 26.900 | 27.200 | . 643 | . 636 |
| 1829 | 17.000 | 26.800 | 26.800 | . 634 | . 634 | 5495 | 17.500 | 27.100 | 26.100 | . 646 | . 670 |
| 1958 | 17.000 | 26.500 | 27.100 | . 642 | . 627 | 5525 | 17.500 | 26.800 | 27.800 | . 653 | . 829 |
| 1980 | 15.600 | 26.100 | 26.000 | . 598 | . 582 | 5593 | 17.500 | 26.700 | 26.900 | . 655 | . 651 |
| 2119 | 17.100 | 25.800 | 26.600 | . 663 | . 638 | 5726 | 17.200 | 27.100 | 27.200 | . 635 | . 632 |
| 2201 | 17.200 | 26.100 | 26.700 | . 659 | . 644 | 5923 | 17.600 | 27.100 | 28.000 | . 649 | . 629 |
| 2234 | 16.900 | 26.400 | 26.100 | . 640 | . 690 | 6292 | 16.000 | 27.100 | 27.300 | . 590 | . 586 |
| 2363 | 17.100 | 27.000 | 27.100 | . 633 | . 624 | 6371 | 17.500 | 27.300 | 27.600 | . 641 | . 634 |
| 2454 | 17.000 | 26.600 | 26.700 | . 639 | . 637 | 6439 | 17.500 | 26.000 | 27.000 | . 673 | . 648 |
| 2536 | 14.400 | 25.309 | 26.800 | . 569 | . 537 | 6744 | 14.800 | 25.300 | 27.700 | . 585 | . 534 |
| 2563 | 17.100 | 26.809 | 26.700 | . 638 | . 690 | 6798 | 17.200 | 26.900 | 26.800 | . 639 | . 642 |
| 2632 | 14.400 | 21.900 | 26.800 | . 578 | . 337 | 6888 | 14.800 | 25.100 | 27.100 | . 590 | . 516 |
| 2933 | 17.000 | 26.500 | 26.100 | . 642 | . 644 | 7034 | 17.200 | 27.200 | 27.100 | . 632 | . 635 |
| 2998 | 16.900 | 26.790 | 27.000 | . 633 | . 626 | 7161 | 17.500 | 27.200 | 29.300 | . 643 | . 618 |
| 3021 | 17.009 | 26.000 | 24.200 | . 654 | . 619 | 7240 | 14.800 | 25.200 | 27.200 | . 587 | . 544 |
| 3099 | 17.100 | 26.700 | 26.500 | . 640 | . 645 | 7341 | 17.500 | 27.300 | 26.200 | . 641 | . 688 |
| 3002 | 15.700 | 26.100 | 26.509 | . 602 | . 392 | 7345 | 17.500 | 27.000 | 27.300 | . 648 | . 6911 |
| 3096 | 14.505 | 25.100 | 2t.800 | . 578 | . 519 | 7375 | 17.400 | 26.700 | 26.900 | . 652 | . 697 |
| 3141 | 17.170 | 26,700 | 26.900 | . 640 | . 618 | 7388 | 16.090 | 26.400 | 27.700 | . 606 | . 578 |
| 7148 | 15.700 | 26.200 | 27.293 | . 599 | . 577 | 7512 | 14.800 | 25.400 | 26.900 | . 583 | . 559 |
| 3151 | 17.109 | 2s.500 | 20.000 | . 645 | . 658 | 7804 | 15.900 | 26.800 | 27.100 | . 503 | . 597 |
| 3250 | 17.090 | 26.300 | 27.120 | . 646 | . 627 | 7855 | 17.400 | 27.100 | 26.900 | . 635 | . 647 |
| 3292 | 13.900 | 26.100 | 26.698 | . 648 | . 635 | 7985 | 17.400 | 27.000 | 27.000 | . 044 | . 694 |
| 3324 | 15,700 | 26.500 | 36.800 | . 592 | . 586 | 8028 | 26.000 | 26.900 | 28.100 | . 595 | . 569 |
| 3364 | 15.700 | 24,402 | 26,729 | +595 | . 588 | 8155 | 17.500 | 26.600 | 26.900 | . 658 | .651 |
| 3585 | 17.100 | 26,700 | 27.400 | . 648 | .624 | ajefage |  |  |  |  |  |
| 3400 | 14.50n | 25.000 | 26.300 | . 580 | . 5751 |  |  |  |  |  |  |
|  |  |  |  |  |  |  | 15.60\% | 26.114 | 27.025 | . 632 | .610 |



### 4.3.2 PARALLEL BINARY SEARCH VERSION 3.0

We noted that one of the reasons for the poor performance of the parallel binary search versions 1.0 and 2.0 , is that only one processor is kept busy, doing effective work, after the first iteration. In particular for verison 1.0, all the processors except one, scon discover that the target key is outside the subset they were allocated to and there is no need to carry on searching. A third method was suggested to remedy this inconvenience and consequently it is most likely to improve, at least, the theoretical perfomance.

At the end of every iteration where $P$ key locations are compared with the key, all the processors are forced to a synchronisation point. When all have joined this point, a single processor is used to define the bounds of the new subset. Then the process is repeated until the key is found or the set is fully exhausted.

For the analysis of this parallel version, we proceed as follows. Using a single processor, we make at least log $\mathrm{N}+1$ key comparisons, in the worst case

$$
\mathrm{T}_{1} \leqslant \log \mathrm{~N}+1
$$

With $P$ processors, the subset size is divided by $2 P$ in every iteration. Only one of these 2 P new subsets is considered in the following iteration. So, in the worst case:

$$
T_{p}=\log _{2 p} N+1
$$

Therefore, the speed-up is obtained as:

$$
S_{p}=\frac{T_{1}}{T_{p}} \leqslant \frac{\log N+1}{\log _{2 p}^{N}+1}
$$

or

$$
\begin{aligned}
\log _{2 P} N+1 & >\log _{2 P^{2}} N \\
& =\frac{\log N}{\log 2 P}
\end{aligned}
$$

Thus
and

$$
\begin{aligned}
& S_{p} \leqslant \frac{\log N+1}{\log N} *(\log P+1) \\
& S_{p} \leqslant \log P+1
\end{aligned}
$$

$$
E_{p}=\frac{S_{p}}{P} \leqslant \frac{\log P+1}{P}
$$

From this simple model, we have shown that the speed-up of version 3.0 is logarithmic in the number of processors. However, with a more realistic model which includes some overheads (in particular, synchronisation overheads), it is expected that the experimental speed-up is no more than $\log \mathrm{P}+1$. Although this is a better performance than that of versions 1.0 and 2.0 , nevertheless it does not seem fruitful to attempt to speed-up a single key search algorithm. The sequential binary search is quite fast already having logarithmic complexity.

Experiments on the Neptune system (see Tables 4.16 and 4.17) show that this version also has, on average, a poor performance. As expected, while the static shared data overheads are of the same order of magnitude as those of versions 1.0 and 2.0 , the static parallel control overhead is extremely high (around 40\%).

$0^{\circ} \varepsilon$ NOISGG $\triangle$ WHWIGOJTV HDY甘GS XYZNIG
：！レ・ォ ョTダメ
agynsvan ahw
TATIC OVERHEADS OF THE
PARALLEL

| IKEY | T1 | TS | 2N | 8D0 | PCO | IKEX | T1 | 78 | TN | 8DO | PCO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 197 | 60.600 | 33.500 | 33.990 | ． 66 | 94.06 | 4194 | 50.609 | 32.600 | 32.990 |  |  |
| 172 | 59.300 | 32.200 | 32.609 | .67 | 95.03 | 4205 | 83.700 | 31．809 | 32.990 37.100 | ． 47 | 44.80 41.76 |
| 376 | 50.300 | 27．700 | 28.000 | ． 60 | 41．33 | 4223 | 65.000 | 38.800 | 31.100 39.100 | ．4．46 | 41.76 40.58 43.48 |
| 963 | 63.500 | 36.500 | 36.900 | ． 63 | 41.09 | 1233 | 61.200 | 34．100 | 39.100 34.600 | ．82 | 4.58 4.368 |
| 534 | 58.400 | 31.100 | 31.600 | ． 34 | 15．89 | 4290 | 51.300 | 29.900 | 29.000 | ． 30 | 43.47 |
| 210 | 59.300 | 31.300 | 31.500 | ． 34 | 95.97 | 4409 | 63.600 | 38.8000 | 29：000 | ． 63 | 43.47 11.82 |
| 575 | 61.100 | 31．000 | 31．400 | ． 65 | 43.70 | 1558 | 63.600 | 36.600 | 36.900 | ． 47 |  |
| 754 | 61.000 | 31.000 | 31.300 | ． 49 | 43.77 | 4579 | 64.800 | 37.900 | 38.200 | ．46 | 11.98 <br> 41.05 <br> 19.35 |
| 793 | 62.400 | 35.300 | 35.600 | ． 48 | 42.95 | 4605 | 67.600 | 40.600 | 11.000 | ．59 | 39.35 |
| 799 1097 | 63.300 59.900 | 36.200 | 36．500 | ． 47 | 42.34 | 9741 | 62.300 | 35.300 | 35.700 | ．89 | 39.35 42.70 |
| 1097 1108 | 39.900 $\$ 3.700$ | 32.790 28.800 | 33.100 $\mathbf{2 9 . 1 0 0}$ | ． 67 | 44.74 | 1778 | 51.000 | 29.600 | 28.800 | ． 36 | 43.53 |
| 1170 | 58.400 | 31．100 | 31.600 | .34 | 45.89 | 4802 | 60．900 | 19.700 | 19.900 | ． 56 | 43.94 |
| 1310 | 60.800 | 33.700 | 34.100 | ． 66 | 13.91 | 4845 | 66.200 | 35.700 | 31.200 | 49 | 43.81 |
| 1412 | 53.600 | 28.800 | 29.100 | ． 56 | 15．71 | 4882 | 60．700 | 39.200 33.800 | 39.600 34.000 | ． 63 | 10．18 |
| 1419 | 62.300 | 35.300 | 35.600 | ． 48 | 42，86 | 4.903 | 64．800 | 37.700 | 31.100 | ． .62 | －3．99 |
| 1466 | 62.100 | 35.000 | 35.300 | ．48 | 43.16 | 4947 | 65.000 | 38.000 | 38.300 | ． 46 | 41.08 |
| 1490 | 30.700 | 33.600 | 33.900 | ． 49 | 4 A .15 | 5162 | 60.900 | 33.900 | 34．200 | ．48 | 4.3 .84 |
| 1512 | 51.300 | 28.700 | 29.000 | ． 58 | 43.47 | 5183 | 65.800 | 36.800 | 39，100 | ． 46 | 40.58 |
| 1523 | 64.700 | 37.600 | 37.950 | ． 46 | 11.42 | 5206 | 62.200 | 35.200 | 35.500 | ． 48 | 42.93 |
| 1611 | 62.100 60.600 | 35.100 | 35.100 | ． 40 | 43.00 | 5289 | 63.500 | 36.500 | 36．800 | ． 47 | 42.05 |
| 1655 | 64.600 64.800 | 33．600 | 33．880 | ． 33 | 41.22 | 5386 | 60.900 | 33.900 | 31.200 | ． 49 | 43.84 |
| 1793 | \＄9．000 | 31．900 | 38.100 | ． 92 | 11.20 45.42 | 5394 5485 | 60.600 66.200 | 33.700 39.200 | 34.000 39.800 | ． 50 | 43.89 |
| 1829 | 62.000 | 35．000 | 35.900 | ． 65 | 12.90 | 5525 | 64.900 | 34.200 38.000 | 39.600 38.200 | ． 31 | 90.18 |
| 1059 | 61.900 | 35．099 | 35.209 | ． 32 | 43.13 | 5553 | 64.500 | 37.500 | 37．800 | ． 47 | 41.40 |
| 1989 | 58.500 | 33.800 | 34.109 | ． 51 | 41.71 | 5726 | 64.700 | 37.700 | 38.000 | ． 46 | 41，27 |
| 2 n 70 | 62.100 | 35.100 | 35.300 | ． 32 | 43.16 | 5923 | 69.900 | 38.000 | 38.300 | ． 46 | 90.99 |
| 2110 | 61.100 | 31.000 | 34．300 | ． 49 | 43.86 | 6292 | 56.000 | 31.200 | 31.500 | ． 54 | 43.75 |
| 2291 | 61.000 | 33.000 | 34.200 | ． 49 | 43.93 | 6371 | 64.900 | 38.000 | 38.300 | ． 46 | 40.99 |
| 2234 | 80.000 | 33.895 | 34.200 | ． 66 | 43.04 | ${ }^{6439}$ | 64.600 | 37.700 | 38.000 | －46 | 41.19 |
| 2454 | 63.800 69.600 | 36.107 33.600 | 36.893 33.900 | ．63 | 414.96 | 6744 6798 | 52.300 63.400 | 27.800 36.400 | 30.100 36.800 | ．57 | 97.45 |
| 2596 | 51.200 | 28.695 | 20．0ns | ． 59 | 43.55 | 6888 | 53.509 | 31.100 | 31.300 | ． 37 | 11.96 91.50 |
| 2ves | 59.097 | 32.909 | 33.200 | ． 50 | 44.57 | 7034 | 66.000 | 30.098 | 39.300 | ．45 | 90.45 |
| 2632 | 48.890 | 25．7n） | 24．50） | ． 41 | 45.79 | 7161 | 68.700 | 4， 1.700 | 12．100 | ． 98 | 38.72 |
| 2073 | 54.690 | 29．009 | 33．000 | ．46 | 41.33 | 7240 | 51.000 | 28.600 | 28.800 | ． 39 | 43.53 |
| 2009 | 61．293 | 76．102 | 76．900 | ． 47 | 92.41 | 7341 | 66.300 | 39.200 | 39.600 | －69 | 40.27 |
| 3031 | S4，709 | ？7．600 | 28，000 | ． 62 | 41．27 | 7345 | 64.500 | 37.600 | 37.900 | ． 47 | 44．24 |
|  | 59.500 53.400 | 32.699 $2 R .700$ | 32.970 29.900 | ． 50 |  | 7375 7788 | 67.300 50.800 | 40.290 | A0． 000 | ． 59 | 39.67 |
| 7nos | 48.000 | 26．200 | 29，900 | ．37 |  | 7588 | 59.000 | 73.000 | 35.400 | ． 67 | 99.90 |
| 7141 | 31．090 | 33.990 | 34．720 | ． 66 | 43.77 | 7904 | 61.190 | 36.300 | 31．300 | ． 37 | 41.60 |
| 3149 | 54.800 | $\geq 0.100$ | 30.300 | ． 36 | 94.71 | 7855 | 69.509 | ب！ 500 | －1．900 | ． 58 | 39.93 |
| 3151 | 63.300 | 36.309 | 36.720 |  |  | 7993 | 35.709 | 36.700 | 30.100 | ． 61 | 92．49 |
| 3259 | 69．890 | 33.700 | 34．100 | ． 66 | －3．02 | 9028 | 61.019 | 36．303 | 36.600 | ． $4^{\circ}$ | 49.09 |
| 3282 | 60.790 | 35.700 | 34．000 | ． 49 | 43.98 | 3153 | 70.190 | A3．10n | 13.500 | ．$\%$ | 2？．95 |
| 3324 | 58.500 | 33.935 | 31.100 | ． 51 | 11.71 |  |  |  |  |  |  |
| 3364 | 54．509 | 20．800 | 30.100 | ． 5 | 14.77 |  |  | nugtage of the sfo amb ficc． |  |  |  |
| 2385 | 33．20n | 36.100 | 36.100 | ．47 | 42.41 |  |  |  |  |  |  |
| 3409 Pe3e | 49.800 35.993 | 77.100 38.090 | 27.600 39.300 | ． 40 | 49．58 |  |  |  |  |  |  |
| 4121 | 61.100 | 34.100 | 34：000 | .49 | 40.27 43.70 |  |  |  |  |  |  |

### 4.4 PARALLEL JUMP SEARCH ALGORITHMS

In this section, we shall present and analyse several MIMD implementations of the classical jump searching algorithm. The jump searching or 'block searching' algorithm was first suggested by Martin in 1977, who identified many situations where the binary search algorithm is not suitable [Martin 1977]. Following the work done by Martin, Schneiderman provided an extensive description of such a method and many of its variations [Schneiderman 1978].

Jump searching algorithms, as their name suggests, jump over portions of the ordered file until the search is localised to a small block of the file. Then smaller jumps may be applied, or a sequential search algorithm is performed, until the target key is found or its absence demonstrated. For example, in a set of 100 records sorted in ascending order, the 10th, 20th, 30th ... records may be examined until the target ket is reached or exceeded. In the case that target key is bypassed, a sequential search is performed on the elements of the block just passed.

Generally speaking, when the binary search can be used it is virtually impossible to find another method that can do better, however, there are several instances where the binary search algorithm is not suitable. Therefore, for these cases which include, for example, files with compressed records*, blocked records for tape oriented searches ... etc, jump searching is preferred. Some other situations where the use of jump searching is also appreciated are found in sorted files which are linked to maintain a sequential ordering.

[^12]Scheiderman identified, in all, 5 different jump searching algorithms depending on the jump size value and the number of levels involved. Three of these variations are reviewed below.

The simple jump searching method requires jumps of the size of the square root of $N$, where $N$ is the total number of records in the file. These jumps are optimum in the sense that the average expected cost of the search over $N$ elements is optimum. In order to prove that $\sqrt{\mathrm{N}}$ is optimum let us first compute the average cost of the search $C(N)$ which is the sum of two average costs: the average number of jumps $\frac{1}{2} \mathrm{~N} / \mathrm{n}$ and the average number of key comparisons when the sequential search is performed on a block of size ( $n-1$ ). Thus

$$
C(N)=\frac{N}{2 n}+\frac{n}{2}
$$

where $n$ represents the size of jumps. If we assume that $C(N)$ is a continuous function, then we take the finst derivative function with respect to n . This yields:

$$
C^{\prime}(N)=-\frac{1}{2} N / n^{2}+\frac{1}{2}
$$

Setting the above equation to zero and solving it we get

$$
\mathrm{n}=\sqrt{\mathrm{N}}
$$

Therefore, on average, the simple jump search algorithm performs

$$
\begin{aligned}
C(N) & =\frac{N}{2 \sqrt{N}}+\frac{\sqrt{N}}{2} \\
& =\sqrt{N} \text { key comparisons. }
\end{aligned}
$$

If jump searching is applied within a block then we get the two level simple jump searching algorithm where the square root jump size is reapplied to the ( $n-1$ ) reconds in a block. Compared with the previous method, the two level simple jump search is faster by a factor almost equal to 2. The first and second jumps are of size $\sqrt{N}$ and $N^{1 / 4}$ respectively. The average expected cost of such a method is

$$
\begin{aligned}
C(N) & =\frac{1}{2} N / \sqrt{N}+\frac{1}{2} \sqrt{N} / N^{1 / 4}+\frac{1}{2} N^{1 / 4} \\
& =\frac{1}{2} \sqrt{N}+N^{1 / 4}
\end{aligned}
$$

comparisons, which is almost half that of the simple jump search method.

If two levels of jump searching are allowed then it is no longer optimal to have the first jump as small as $\sqrt{\mathrm{N}}$. Let $\mathrm{n}_{1}$ and $\mathrm{n}_{2}$ be the jump size of the first and the second levels respectively. The optimum jump size values when used lead to the two-level fixed jump searching algorithm which, on average, has the following search cost:

$$
C(N)=\frac{1}{2} N / n_{1}+\frac{1}{2} n_{1} / n_{2}+\frac{1}{2} n_{2}
$$

Assuming that the above function is continuous, we take the partial derivative with respect to $n_{1}$ and $n_{2}$

$$
\begin{aligned}
& \frac{\partial C(N)}{\partial n_{1}}=-\frac{1}{2} N / n_{1}^{2}+\frac{1}{2 n_{2}} \\
& \frac{\partial C(N)}{\partial n_{2}}=-\frac{1}{2} n_{1} / n_{2}^{2}+\frac{1}{2}
\end{aligned}
$$

By setting the two above equations to zero and solving them, we obtain

$$
\begin{aligned}
& n_{1}=N^{2 / 3} \\
& n_{2}=N^{1 / 3}
\end{aligned}
$$

and

Therefore, the average search cost of the two level fixed jump search is

$$
C(N)=\frac{3}{2} N^{1 / 3} \text { key comparisons }
$$

Consequently, this method is faster than the two previous methods.

### 4.4.1 $\operatorname{IMPLEMENTATION~AND~ANALYSIS~}$

Before presenting a suitable method for implementing the parallel jump search algorithms, let us examine once more the classical jump search in order to identify the main characteristics of such an approach. As it is seen, the Jump search can be viewed as a sequence of 2 or 3 sub-searching problems. For instance, if a file is considered as a sequence of blocks and a block as a sequence of sub-blocks then we have the following search problems for the jump search algorithm:

1. The target block, that is the block which is most likely to contain the sought key, is searched.
2. For the two level jump search, the target sub-block is searched within the block just found during the previous phase.
3. The target sub-block (or block in the case of a single jump search) is searched for the key.

So far, we have to decide whether to speed-up the 'overall' jump search method or each one of the above 3 sub-searching problems. the former which mainly consists of splitting the original set equally amongst the $P$ processors, each of which is applying the sequential jump search algorithm, requires the use of broadcasting in order to avoid unnecessary searches once the target key has been located. As a result of this requirement, the execution time will be increased by all the accesses and conflicts over the shared data item used for broadcasting. The latter method which consists of parallelising every sub-searching problem uses a similar technique as the parallel sequential search version 2.0 except that broadcasting is no longer required since the search is stoppped as soon as the key is either found or its value exceeded. In order to keep the overheads as low as possible, we selected to parallelise every stage of the jump search method.

Recognising the fact that every single sub-searching problent of the parallel jump search algorithm is equivalent to the parallel sequential search algorithm version 2.0, the complexity analysis is then derived from the already established average speed-up (defined in 4.8) by simply altering the set size $N$ by its appropriate value. For instance, the parallel simple jump search algorithm, which involves 2 searches, the first one locates the target block among the $\sqrt{\mathrm{N}}$ possible blocks and the second finds the target key among the ( $\sqrt{\mathrm{N}}-1$ ) possible keys within a block, has the following average speed-ups:

$$
S_{p}(1) \leqslant P\left[1-\frac{P-1}{2 \sqrt{N}}\left(1+\ln \frac{\sqrt{N}}{P}\right)\right]
$$

and

$$
S_{p}(2) \leqslant P\left[1-\frac{P-1}{2(\sqrt{N}-1)}\left(1+\ln \frac{(\sqrt{N}-1)}{P}\right)\right]
$$

respectively to phases 1 and 2 of the algorithm.

Since $(\sqrt{N}-1)<\sqrt{N}$, we obtain a bound for $S_{p}(1)$ as:

$$
S_{p}(1)<P\left[1-\frac{P-1}{2(\sqrt{N}-1)}\left(1+\ln \frac{\sqrt{N}}{P}\right)\right]
$$

Similarly, noting that $\ln (\sqrt{\mathrm{N}}-1)<\ln \sqrt{\mathrm{N}}$ we get

$$
S_{p}(2)<P\left[1-\frac{P-1}{2(\sqrt{N}-1)}\left(1+\ln \frac{\sqrt{N}}{P}\right)\right]
$$

Thus, the average speed-up of the parallel simple jump search algorithm is the average of the above expressions

$$
\begin{aligned}
& S_{p}=\frac{S_{p}(1)+S_{p}(2)}{2} \\
& S_{p} \leqslant P\left[1-\frac{P-1}{2(\sqrt{N}-1)}\left(1+\ln \frac{\sqrt{N}}{P}\right)\right]
\end{aligned}
$$

A similar analysis is applied for both the parallel two level simple jump search and the two level fixed jump search algorithm. In particular for the former algorithm we have computed the following speed-ups
and

$$
\begin{aligned}
& S_{p}(1)<P\left[1-\frac{P-1}{2 \sqrt{N}}\left(1+\ln \frac{\sqrt{N}}{P}\right)\right] \\
& S_{p}(2)<P\left[1-\frac{P-1}{2 N^{1 / 4}}\left(1+\ln \frac{N^{1 / 4}}{P}\right)\right] \\
& S_{p}(3)<P\left[1-\frac{P-1}{2\left(N^{1 / 4}-1\right)}\left(1+\ln \frac{\left(N^{1 / 4}-1\right)}{P}\right)\right]
\end{aligned}
$$

respectively for phases 1,2 and 3 . The average speed-up of the algorithm is expected to be

$$
S_{p}=\frac{S_{p}(1)+S_{p}(2)+S_{p}(3)}{3}
$$

For the parallel two level fixed jump search, it is found that phases 1, 2 and 3 exhibit the following speed-up respectively
and

$$
\begin{aligned}
& S_{p}(1)<P\left[1-\frac{P-1}{2 N^{1 / 3}}\left(1+\operatorname{lN} \frac{N^{1 / 3}}{P}\right)\right] \\
& S_{p}(2)<P\left[1-\frac{P-1}{2 N^{1 / 3}}\left(1+\ln \frac{N^{1 / 3}}{P}\right)\right] \\
& S_{p}(3)<P\left[1-\frac{P-1}{2\left(N^{1 / 3}-1\right)}\left(1+\ln \frac{N^{1 / 3}-1}{P}\right)\right]
\end{aligned}
$$

since there are $\mathrm{N}^{1 / 3}$ blocks in the original set and each block contains $\mathrm{N}^{1 / 3}$ sub-blocks of $\mathrm{N}^{1 / 3}$ elements each.

Since $\left(N^{1 / 3}-1\right)<N^{1 / 3}$ and $\ln \left(N^{1 / 3}-1\right)<\ln N^{1 / 3}$ we have $S_{p}(i), i=$ 1,2,3 bounded by

$$
S_{p}(1) \leqslant P\left[1-\frac{P-1}{2\left(N^{1 / 3}-1\right)}\left(1+\ln \frac{N^{1 / 3}}{P}\right)\right]
$$

which defines the average overall speed-up of the parallel two level fixed jump search algorithm.

### 4.4.2 EXPERIMENIAL RESULTS

The parallelisation of the sub-searching problems which are part of the jump search method requires the use of the \$DOALL-SPAREND parallel programming constructs for each phase of the algorithm. Each processor would jump over blocks of $\mathrm{Pn}_{1}$ items, where $\mathrm{n}_{1}$ is the jump size of the sequential jump method. Thus, at the end of each phase, the key is either found or bypassed. By forcing all the
processors to synchronize before performing the second (or third phase) it is possible to use a single processor to determine the target block (or sub-block) amongst the $P$ candidates. This means that on three occasions, we had to fork and join P processes so as to allow a sequential path to execute in between two consecutive sessions. Consequently such an approach would have a high parallel control overhead since the cost of creation/termination of paths is high on the Balance 8000. Therefore, we had to find an alternative method that allows the processors to determine the target block in parallel without having to synchronize.

Since the search for the target block is between P blocks, involving at most $P$ key comparisons, we allowed every processor to perform the same sequential path. Note that the processors are performing redundant work since a single processor could do this. However, this avoids the burden of terminating and then creating parallel paths. Figure 4.4 illustrates the search for the target block when using two processons. If blocks are, for convenience, numbered then in our example processor 1 works on odd blocks while processor 2 works on even blocks. Now assume that the key is bypassed by the processons. Then there are two possible blocks of size $n_{1}$ where the key is likely to be. To determine which one of these blocks is the target block, every processor has to back-up by $\mathrm{n}_{1}$ records. Therefore, at most, this process has a time complexity of $P$ which is far lower than the cost of the creation/termination of parallel paths.

For our experiments of the parallel jump searching methods we selected the Balance 8000 system since the Neptune was unavailable at that time. We also decided to use integer numbers for the ordered set to be searched since the nature of the records is irrelevant to


FIGURE 4.4 PARALLEL BLOCK SEARCHING WHEN P=2
the search method. An experiment is a series of runs of the considered parallel algorithm on $1,2 \ldots, 5$ processors when searching for the existence of a given key. In order to get a good representative average for the performance of a particular algorithm, we had to repeat the same run 100 times but with a different key. The 100 key locations are sampled using a uniform distribution between 1 and N. once all the experiments relative to a specific method are complete and their timing measurements stored, we compute the average times and speed-ups which are reported in Tables 4.18, 4.19 and 4.20.

As expected, the sequential average performance of the two level fixed jump search method is better than that of the other two, while the simple jump is the worst of the three. For the parallel implementation we predicted higher speed-ups for the simple jump search and smaller speed-up for the two-level simple jump (see Figure 4.5). Experimentally this pattem is not achieved and we see that of the three the two level fixed jump search has the worst


| 1 | T2 | T3 | T4 | T5 | SP2 | SP3 | SP4 | SP5 | 11 | T2 | 73 | T4 | T5 | SP2 | SP5 | SPA | 5P5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.24 | 1.31 | 1.02 | . 86 | . 84 | 1.71 | 2.20 | 2.60 | 2.67 | 3.35 | 1.78 | 1.31 | 1.07 | 1.04 | 1.88 | 2.56 | 3.13 | 3.22 |
| 4.01 | 2.21 | 1.64 | 1.39 | 1.19 | 1.81 | 2.45 | 2.88 | 3.37 | 3.22 | 1.76 | 1.30 | 1.11 | 1.01 | 1.83 | 2.48 | 2.90 | 3.19 |
| 3.85 | 2.10 | 1.56 | 1.31 | 1.17 | 1.83 | 2.47 | 2.94 | 3.29 | . 78 | . 58 | . 54 | . 55 | . 52 | 1.34 | 1.44 | 1.42 | 1.50 |
| 0.15 | 2.23 | 1.62 | 1.37 | 1.28 | 1.86 | 2.56 | 3.05 | 3.24 | . 73 | . 55 | . 51 | . 48 | . 55 | 1.33 | 1.43 | 1.52 | 1.33 |
| 2.36 | 1.38 | 1.02 | .96 | . 87 | 1.71 | 2.31 | 2.46 | 2.71 | 2.88 | 1,60 | 1.26 | 1.03 | . 97 | 1,80 | 2.29 | 2.80 | 2.97 |
| 1.94 | 1.12 | . 89 | . 77 | . 74 | 1.73 | 2.18 | 2.52 | 2.62 | 1.13 | . 71 | .61 | . 57 | . 65 | 1.59 | 1.85 | 1.98 | 1.74 |
| 5.20 | 2.73 | 2.01 | 1.60 | 1.39 | 1.90 | 2.59 | 3.25 | 3.74 | 2.72 | 1.55 | 1.13 | . 99 | .93 | 1.75 | 2.41 | 2.75 | 2.92 |
| .76 | . 57 | . 49 | . 48 | . 54 | 1.33 | 1.55 | 1.58 | 1.41 | . 96 | . 64 | . 62 | . 56 | . 55 | 1.50 | 1.55 | 1.71 | 1.75 |
| 1.47 | . 92 | . 69 | . 70 | . 67 | 1.60 | 2.13 | 2.10 | 2.19 | 5.56 | 3.95 | 2.04 | 1.73 | 1.50 | 1.41 | 2.73 | 3.21 | 3.71 |
| 2.96 | 1.66 | 1.25 | 1.11 | . 97 | 1.78 | 2.37 | 2.67 | 3.05 | 2.84 | 1.63 | 1.25 | 1.09 | .99 | 1.74 | 2.27 | 2.61 | 2.87 |
| 2.55 | 1.51 | 1.11 | . 99 | . 83 | 1.69 | 2.30 | 2.58 | 3.07 | 2.30 | 1.34 | 1.04 | . 94 | . 82 | 1.72 | 2.21 | 2.45 | 2.80 |
| 1.77 | 1.06 | . 80 | . 71 | . 76 | 1.67 | 2.21 | 2.49 | 2.33 | 3.95 | 2.08 | 1.51 | 1.22 | 1.08 | 1.90 | 2.62 | 3.24 | 3.66 |
| 1.44 | . 83 | . 65 | . 58 | . 62 | 1.73 | 2.22 | 2.48 | 2.32 | 2.49 | 1.41 | 1.07 | . 94 | . 85 | 1.77 | 2.33 | 2.65 | 2.93 |
| 2.32 | 1.36 | 1.00 | . 91 | . 83 | 1.71 | 2.32 | 2.55 | 2.80 | 1.62 | . 97 | . 76 | . 73 | . 68 | 1.67 | 2.13 | 2.22 | 2.38 |
| 3.68 | 2.00 | 1.54 | 1.26 | 1.15 | 1.84 | 2.39 | 2.92 | 5.20 | 2.14 | 1.27 | 1.00 | . 90 | . 76 | 1.69 | 2.14 | 2.38 | 2.82 |
| 5.01 | 2.64 | 1.94 | 1.54 | 1.37 | 1.90 | 2.58 | 3.25 | 3.66 | 3.88 | 2.12 | 1.53 | 1.29 | 1.19 | 1.83 | 2.54 | 3.01 | 3.26 |
| 2.99 | 1.70 | 1.34 | 1.13 | 1.00 | 1.76 | 2.23 | 2.65 | 2.99 | 2.55 | 1.52 | 1.12 | 1.01 | . 92 | 1.68 | 2.28 | 2.52 | 2.77 |
| 3.67 | 2.02 | 1.48 | 1.24 | 1.13 | 1.82 | 2.48 | 2.96 | 3.25 | 2.65 | 1.48 | 1.19 | . 99 | . 89 | 1.79 | 2.23 | 2.68 | 2.98 |
| 4.28 | 2.32 | 1.73 | 1.46 | 1.25 | 1.84 | 2.47 | 2.93 | 3.42 | 4.23 | 2.30 | 1.66 | 1.43 | 1.25 | 1.84 | 2.55 | 2.96 | 3.38 |
| 1.68 | 1.04 | . 74 | . 78 | . 73 | 1.62 | 2.27 | 2.15 | 2.30 | 4.88 | 2.58 | 1.86 | 1.50 | 1.28 | 1.89 | 2.62 | 3.25 | 3.81 |
| 1.06 | . 65 | . 57 | . 57 | . 64 | 1.63 | 1.86 | 1.86 | 1.66 | . 60 | . 50 | . 45 | . 45 | . 53 | 1.20 | 1.35 | 1.33 | 2.13 |
| 2.33 | 1.32 | 1.03 | . 88 | . 82 | 1.77 | 2.26 | 2.65 | 2.84 | 4.63 | 2.50 | 1.83 | 1.57 | 1.30 | 1.85 | 2.53 | 2.95 | 3.56 |
| 3.20 | 1.77 | 1.44 | 1.20 | 1.04 | 1.81 | 2.22 | 2.67 | 3.08 | 4.00 | 2.25 | 1.59 | 1.32 | 1.24 | 1.78 | 2.52 | 3.03 | 3.23 |
| 3.77 | 2.11 | 1.55 | 1.33 | 1.23 | 1.79 | 2.43 | 2.83 | 3.07 | 2.70 | 1.50 | 1.18 | 1.05 | . 90 | 1.80 | 2.29 | 2.57 | 3.00 |
| 4.26 | 2.31 | 1.68 | 1.45 | 1.27 | 1.84 | 2.57 | 2.94 | 3.35 | . 68 | . 49 | . 43 | . 49 | . 51 | 1.39 | 1.58 | 1.39 | 1.33 |
| 3.93 | 2.16 | 1.69 | 1.36 | 1.22 | 1.82 | 2.33 | 2.89 | 3.22 | 5.41 | 2.80 | 1.96 | 1.69 | 1.39 | 1.93 | 2.76 | 3.20 | 3.89 |
| 3.55 | 1.95 | 1.48 | 1.20 | 1.14 | 1.82 | 2.40 | 2.96 | 3.11 | 5.41 | 2.86 | 2.12 | 11.69 | 1.47 | 1.89 | 2.55 | . 46 | 3.68 |
| 4.50 | 2.47 | 1.88 | 1.45 | 1.34 | 1.82 | 2.39 | 3.10 | 3.36 | 3.13 | 1.75 | 1.31 | 1.80 | 1.01 | 1.79 | 2.39 | 1.74 | 3.10 |
| 5.49 | 1.93 | 1.42 | 1.24 | 1.13 | 1.81 | 2.46 | 2.31 | 3.09 | 2.82 | 1.60 | 1.15 | . 98 | 1.00 | 1.76 | 2.45 | 2.88 | 2.82 |
| 4.54 | 2.42 | 1.81 | 1.51 | 1.31 | 1.88 | 2.51 | 3.01 | 3.47 | . 91 | . 60 | . 56 | . 57 | . 59 | 1.52 | 1.63 | 1.60 | 1.54 |
| 2.81 | 1.58 | 1.19 | . 99 | . 95 | 1.78 | 2.36 | 2.84 | 2.96 | 3.28 | 1.84 | 1.39 | 1.14 | 1.04 | 1.78 | 2.36 | 2.88 | 3.15 |
| 2.14 | 1.24 | . 99 | . 80 | . 81 | 1.73 | 2.16 | 2.88 | 2.64 | 3.42 | 1.93 | 1.36 | 1.22 | 1.13 | 1.77 | 2.51 | 2.80 | 3.03 |
| 3.46 | 1.89 | 1.41 | 1.22 | 1.10 | 1.83 | 2.45 | 2.84 | 3.15 | 2.48 | 1.35 | 1.14 | . 92 | . 82 | 1.84 | 2.18 | 2.70 | 3.02 |
| 2.12 | 1.22 | . 95 | . 78 | . 77 | 1.74 | 2.23 | 2.72 | 2.75 | 2.16 | 1.29 | . 98 | . 87 | . 77 | 1.67 | 2.20 | 2.48 | 2.81 |
| 4.15 | 2.25 | 1.59 | 1.38 | 1.26 | 1.84 | 2.61 | 3.01 | 3.29 | 1.11 | . 67 | . 58 | . 60 | . 59 | 1.66 | 1.91 | 1.85 | 1.88 |
| 3.39 | 1.88 | 1.41 | 1.19 | 1.01 | 1.80 | 2.40 | 2.85 | 3.36 | 1.32 | . 82 | . 64 | . 65 | .61 | 1.61 | 2.16 | 2.03 | 2.16 |
| 2.67 | 1.52 | 1.15 | . 93 | . 89 | 1.76 | 2.32 | 2.87 | 3.00 | 2.70 | 1.53 | 1.19 | . 95 | . 98 | 1.76 | 2.27 | 2.84 | 2.76 |
| 3.31 | 1.83 | 1.43 | 1.16 | 1.09 | 1.81 | 2.31 | 2.85 | 3.04 | 1.67 | 1.04 | . 75 | . 76 | . 72 | 1.61 | 2.23 | 2.20 | 2.32 |
| 1.35 | . 78 | . 72 | . 64 | . 60 | 1.73 | 1.88 | 2.11 | 2.25 | 5.51 | 4.71 | 2.03 | 2.18 | 1.42 | 1.17 | 2.71 | 2.53 | 3.88 |
| 3.76 | 2.09 | 1.55 | 1.32 | 1.16 | 1.80 | 2.43 | 2.85 | 3.24 | 1.17 | .71 | . 63 | . 61 | . 64 | 1.65 | 1.86 | 1.92 | 1.83 |
| 4.59 | 2.48 | 1.75 | 1.46 | 1.30 | 1.85 | 2.62 | 3.14 | 3.53 | 4.77 | 2.63 | 1.85 | 1.56 | 1.37 | 1.81 | 2.58 | 3.06 | 3.48 |
| . .94 | . 59 | . 55 | . 56 | . 55 | 1.59 | 1.71 | 1.68 | 1.71 | . 55 | . 43 | . 41 | . 42 | . 53 | 1.28 | 1.34 | 1.31 | 1.04 |
| 5.22 | 2.75 | 2.09 | 1.66 | 1.45 | 1.90 | 2.50 | 3.14 | 3.60 | . 57 | . 47 | . 49 | . 51 | . 49 | 1.21 | 1.16 | 1.12 | 1.16 |
| . 9.91 | . 59 | . 2.53 | . 55 | . 56 | 1.54 | 1.72 | 1.65 | 1.63 | 2.75 | 1.54 | 1.21 | 1.00 | . 99 | 1.79 | 2.27 | 2.75 | 2.78 |
| 5.43 | 2.85 | 2.06 | 1.66 | 1.50 | 1.91 | 2.64 | 3.27 | 3.62 | 4.57 | 2.31 | 1.69 | 1.32 | 1.17 | 1.98 | 2.70 | 3.46 | 3.91 |
| . 87 | 2.59 | . .53 | . 56 | . 52 | 1.47 | 1.84 | 1.55 | 1.67 | 4.52 | 2.52 | 1.85 | 1.45 | 1.27 | 1.79 | 2.44 | 3.12 | 3.56 |
| 1.21 | . 74 | . 63 | . 61 | . 59 | 1.64 | 1.92 | 1.98 | 2.05 | 2.37 | 1.36 | 1.12 | . 92 | . 82 | 1.74 | 2.12 | 2.58 | 2.89 |
| 3.94 | 2.15 | 1.60 | 1.34 | 1.13 | 1.63 | 2.46 | 2.94 | 3.49 | 1.95 | 1.15 | . 96 | .79 | . 74 | 1.70 | 2.13 | 2.47 | 2.64 |
| 2.77 | 1.58 | 1.19 | 1.04 | . 94 | 1.75 | 2.33 | 2.66 | 2.95 | AVERAOE |  |  |  |  |  |  |  |  |
| 4.97 | 2.69 | 1.98 | 1.60 | 1.39 | 1.86 | 2.52 | 3.12 | 3.59 |  |  |  |  |  |  |  |  |  |
| 4.45 | 2.38 | 1.75 | 1.41 | 1.29 | 1.87 | 2.54 | 3.16 | 3.45 |  |  |  |  |  |  |  |  |  |
| 3.04 | 1.70 | 1.30 | 1.10 | 1.02 | 1.79 | 2.34 | 2.76 | 2.98 | 2.93 | 1.66 | 1.24 | 1.17 | .97 | 1.72 | 2.25 | 2.56 | 2.83 |




FIGURE 4.5: THEORETICAL SPEED-UPS OF THE PARALLEL JUMP SEARCH ALGORITHMS


FIGURE 4.6: EXPERIMENTAL SPEED-UPS OF THE PARALLEL JUMP SEARCH ALGORITHMS
parallel performance (see Figure 4.6). However, this is not surprising since this method performs on average less operations than the other two sequentially and when using $P$ processors the amount of work performed by each processor is even smaller. However, these methods are expected to do better with very large sets. In Tables 4.21 and 4.22 we report the maximal number of key comparisons performed in each stage by each method when varying the number of processors. A sample of five random keys is selected.

| Krocessors |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 |  |
| 1 | $89,15,4$ | $45,8,2$ | $30,5,2$ | $22,4,1$ | $18,3,1$ |  |
| 2 | $181,13,6$ | $91,7,3$ | $61,4,2$ | $45,3,2$ | $37,3,2$ |  |
| 3 | $176,8,7$ | $88,4,4$ | $59,3,3$ | $44,2,2$ | $36,2,2$ |  |
| 4 | $191,6,9$ | $96,3,5$ | $64,2,3$ | $48,2,3$ | $36,1,2$ |  |
| 5 | $103,3,8$ | $52,2,4$ | $35,1,3$ | $26,1,2$ | $21,1,2$ |  |

TABLE 4.21: Number of key comparisons performed by the parallel simple jump search method

| Key | Processors |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 |
| 1 | 15, 1, 6 | 8, 1, 3 | 5, 1, 2 | 4, 1, 2 | 3, 1, 2 |
| 2 | 29, 20, 18 | 15, 10, 9 | 10, 7, 6 | 8, 5, 4 | 6, 4, 4 |
| 3 | 28, 27, 4 | 14, 14, 2 | 10, 9, 2 | 10, 9, 2 | 6, 6, 1 |
| 4 | 30, 41, 4 | 15, 21, 2 | 10, 14, 2 | 10, 14, 2 | 6, 9, 1 |
| 5 | 17, 4, 32 | 9, 2, 16 | 6, 2, 11 | 6, 2, 11 | 4, 1, 7 |

TABLE 4.22: Number of key comparisons performed by the parallel fixed jump search method

The tables above show that the time-complexity for backing-up the blocks which were neglected during the theoretical performance analysis has a considerable degrading effect on the performance of the two level fixed jump algorithm than on the two level simple jump search since the number of key comparisons, when more than 2, 3 processors are used, is almost equal, or even less than, P.

### 4.5 CONCLUSION

In this chapter we have designed and analysed several searching algorithms, each of which is suitable for a specific situation. The studied algorithms are the sequential search, the binary search and the jump or 'block' search algorithms.

Using the powerful partitioning strategy as our basic MIMD implementation method for these parallel algorithms, we have devised several different versions for the sequential and binary search algorithms. In version 1.0, the elements accessed by one processor are adjacent whereas they are distant by $P$ elements in the second version. The third version, defined for the binary search, consists of partitioning the current sub-set into $P$ in every iteration.

Initially we established, theoretically and experimentally, that an optimum time-complexity for the parallel sequential search is obtained when $M$, the number of paths, is equal to $P$. We then studied the effect of broadcasting the current state of the search on the average parallel performance of the search problem. Both theoretical and experimental analysis showed that broadcasting which is performed through a shared data structure, improves the average speed-up of the sequential search algorithm from $\frac{p+1}{2}$ (when
broadcasting is not considered) to superlinear and linear speed-ups with versions 1.0 and 2.0 respectively.

Sequentially, the binary search algorithm has a good performance (i.e. the time-complexity is logarithmic) which is difficult to beat in most cases. However, its parallel implementation showed rather poor performance characteristics. A fact that supports the general rule which states that "good sequential algorithms are not necessarily the best parallel algorithms". Experiments on the binary search method showed that, an average, the speed-ups of the three parallel versions are less than unity. One of the reasons for such behaviour is that versions 1.0 and 2.0 do not split the total amount of work equally between the activated processors. Except for version 3.0 which involves all the processors in every iteration of the algorithm, the work is equally partitioned. However, due to the high parallel control overheads (since every iteration creates and terminates $P$ paths, each of which performs a single key comparison) any gain achieved by using such a method soon dies out. Therefore, we came to the conclusion that the binary search, although very efficient sequentially, is not suitable for parallel implementation.

On the other hand, the jump search algorithm which is preferred in some situations where the binary search is not suitable, achieved acceptable performance. In particular, the simple jump search method showed an almost linear speed-up. However, due to the fewer number of operations to perform in parallel as the jump size gets larger, the speed-ups of the two level simple jump search and the two level fixed jump search methods flattened quickly as $P$ increased. In order to acheive good performance, these methods should be used with extra large sets or files.

## Chapter 5

PARALLEL STRING
MATCHING ALGORITHMS

### 5.1 INIRODUCTION

The string searching problem is at the heart of many information retrieval and text editing applications where it is required to locate some or all occurrences of a user-specified pattern in a text string in a minimal amount of both processing time and memory space.

The Brute Force search algorithm is perhaps the most obvious way to search for a matching pattern in a text string by trying to start the search at every position of the text, abandoning the search as soon as an incorrect character is found. Although this approach is very simple, it can be very inefficient with some types of patterns and strings. For example, the search for $a^{n_{b}} b$ in a text of the form $a^{2 n_{b}}$ requires ( $\left.n+1\right)^{2}$ comparisons [Knuth 1977]. Furthermore, backing up the input text as we go through it, can add annoying complications if the frequently involved buffering operations are considered.

Unlike the Brute Force algorithm, the Karp-Rabin and the Knuth-Morris-Pratt algorithms avoid backing up the text. Therefore these algorithms inspect every character passed once and only once. By comparison, the Brute Force algorithm inspects on average, 1.1 characters for every referenced character [Boyer 1977].

The Karp-Rabin algorithm considers the pattern as a key of m digits and $\dot{d}$, the alphabet size, as the base. They observed that string matching is the same problem as the standard searching problem by searching all possible m-character sub-strings in the text whose hash function value is equal to the hash function value of the pattern. The highly mathematical operations involved make the KarpRabin algorithm of less practical use than the Brute Force
algorithm. The Knuth-Morris-Pratt algorithm uses a basic idea that the pattern is shifted right by a concise number of places whenever a mismatch is detected. A table containing all the shift values is precomputed for every pattern.

A recent algorithm that solves the string searching problem even faster than any previous method is the Boyer-Moore algorithm which unlike its predecessors, compares the pattern with the text string from the right end. Whenever a mismatch occurs the pattern is shifted right according to a precomputed table. In the case that the text character positioned against the last character in the pattern does not appear in the pattern, the pattem is immediately shifted right by a distance equal to the pattern length (m). Thus when the alphabet size is lange, on average, only $n / m$ characters of the text are inspected, where n is the text string length [Knuth 1977]. Boyer and Moore showed that the worst-case running time is proportional to $n * m$. The running time can essentially be proportional to $n+r m$ where $r$ is the number of occurrences of the pattern in the text [Knuth 1977].

Knuth also described a variation of the Boyer-Moore algorithm that is faster than the original algorithm by making a small modification in the algorithm that computes the shift table.

In this Chapter, the parallel implementation of the five considered string searching algorithms are presented. The expeximental results showed that the Boyer-Moore and its variation outperform by far the remaining methods. In Section 5.2 we review all the string searching algorithms and place them into perspective by giving a short and brief history. In Section 5.3 we present the parallel implementation of these algorithms and their experimental results
performed on 2 MIMD parallel computer systems available at Loughborough University with comparisons of the predicted performance. Finally Section 5.4 concludes the work reported in this chapter.

### 5.2 HISTORY

There is a Brute Force algorithm for string searching problems which is in wide use. It checks for each possible position in the string that could possibly match the pattern, whether it does in fact match. The method which is the first idea that comes to mind keeps a pointer (i) in the text string and another ( j ) in the pattern. As long as they point to matching characters both pointers are incremented by 1 , otherwise $j$ is reset to 1 and $i$ is reset to correspond to moving the pattern right by one place. The search is successful if at the end of the algorithm $j$ is greater than $m$ (where $m$ is the pattern length), otherwise it is unsuccessful. While this algorithm has a worst-case running time proportional to $n * m$, the strings that arise in many applications lead to a running time almost always proportional to $n+m$.

In 1970, S.A. Cook proved for a particular type of abstract machine that an algorithm exists which solves the string matching problem in a worst case running time proportional to n+m. Following the work of Cook used to prove his theorem, D.E. Knuth and V.R. Pratt designed an algorithm (not intended to be at all practical) which they were able to refine and get virtually a simple and practical algorithm. However it turned out that in the meantime J.H. Morris had virtually discovered the same algorithm as a solution to an annoying problem (of not wanting to ever back up the input text) that confronted him while implementing a text editor. The basic idea behind the
algorithm discovered by Knuth, Morris and Pratt is this: while the Brute Force algorithm forgets all about the known characters that have matched just before a mismatch is detected, Knuth-Morris-Pratt observed that there is enough information to create them and advantage should be taken somehow of this information instead of backing up the text over all those known characters. The pattern is initially put above the text string so that the left-most characters of both strings are aligned. The text is scanned from left to right without back ups. In the case of a mismatch, the pattem is shifted to the right according to a precomputed table. The computation of the shift table is short (requiring $m$ steps) but tricky: it is basically the same algorithm as the Knuth-Morris-Pratt algorithm except that it is used to match the pattern against itself.

The Knuth-Morris-Pratt algorithm is not likely to be significantly faster than the Brute Force algorithm in most applications, because few applications search highly self-repetitive patterns in highly self-repetitive texts. However the method has a major advantage from a practical point of view. This makes the method convenient for use on a large file being read in from some external device. Algorithms that require back ups require some complicated buffering operations in this situation.

The work of Knuth-Morris-Pratt was not published until 1976, and meanwhile R.S. Boyer and J.S. Moore (and independently R.W. Gosper) discovered an algorithm which is much faster in many applications. They proved, if backing up is not a problem, a significantly faster method is obtained by scanning the pattern from right to left when trying to match the pattern against the text string. The algorithm keeps 2 pointers: (i) pointing to the current character in the text string and ( $j$ ) pointing to the current character in the pattern
string. Initially J points to the last character (right most character, starting from the left) of the pattern and 1 is set to $m$. If no mismatch occurs, then an occurrence of the pattern has been found. Otherwise, the Boyer-Moore algorithm chooses the largest value of two precomputed shifts, delta 1 and delta 2, by which the pattern has to be shifted before a new matching attempt is undertaken.

The computation of the delta 1 and delta 2 shift tables is quite an involved process to explain, but it is solely based on the pattern and the alphabet character set. The whole idea behind the BoyerMoore algorithm could be resumed in the following remarks:

1. If the current text character positioned against the last character of the pattern does not occur in the pattern, then the pattern is shifted to the right by m positions. A shift of less than m places would not lead to a match;
2. If the last character of the pattern has an occurrence delta 1 places from the right end in the pattern, then the pattern is immediately moved delta 1 places to the right. A shift of less than delta 1 would position 2 mismatching characters. The computation of the delta 1 table requires ( $m+d$ ) steps where $d$ is the alphabet size;
3. The second shift table is similar to that of the Knuth-MorrisPratt shift table except that the order of matching the pattern against itself is from right to left. The computation of the delta 2 table is therefore $O(m)$ steps.

Boyer and Moore showed that for a large alphabet, this algorithm on average, inspects only $n / m$ characters. The worst-case running time of ( $n * m$ ) was proved to be ( $n+r m$ ), where $r$ is the number of
occurrences of the pattern. Recently Z. Galil [Galil 1979] suggested a variation of the Boyer-Moore algorithm that improved considerably the worst-case running time (when the pattern does not exist in the string) to $O(n)$.

This story illustrates the fact that the search for a "better algorithm" is still often justified: the advent of parallel computer systems surely opens even new horizons for this problem to be exploited.

### 5.3 DESIGN, ANALYSIS AND IMPLEMENIATION

In this section, we present a parallel implementation of the string searching problem for an MIMD parallel computer system. We assume that the reader is familiar with the notion of multiprocessor computer systems and parallel language tools. Our experimental results were obtained on Neptune which is a 4 -processor system manufactured by Texas Instruments and on Balance 8000 which is a 6processor (extendable to 12) system manufactured by Sequent Computer Systems Inc.

The parallel algorithm design methodology used is the powerful partitioning (also known under the name of Divide-and-Conquer) method where the initial complex problem is partitioned into a certain number of smaller and less complex sub-problems. These subproblems are then scheduled through a list of identical processors to be executed in parallel and independent of each other. Of course, the degree of independence depends on the amount of interaction between the execution of the sub-problems. The problem solution is then obtained by merging the partial solutions of the individual sub-problems once they are all completed.

In our string searching problem, the divide-and-conquer method suggests the partition of the shared string equally amongst the $P$ available processors. The exact number of elements (nelem) in every sub-string is defined so the following points are observed:

1. Each processor has exclusive access to $n / p+m-1$ characters of the sub-string it is allocated to. This would ensure that none of these characters is inspected by more than one processor. Therefore parallel performance is maximized since the $P$ processors are inspecting the string at $P$ independent locations. However a price has to be paid because of the shared memory access overheads. Happily these are forecasted to be of no significant importance.
2. Two consecutive sub-strings are allowed to overlap by $m-1$ characters. The left most $\mathrm{m}-1$ characters of a sub-string are added at the end of the preceding sub-string (except for the sub-string starting with the first character of the string). Failing to do this makes the parallel search algorithm miss all the occurrences that lay between two sub-strings. An overlap of $m$ (or more than $m$ ) characters leads to two processors finding the same occurrence (if any). The immediate implication of this is that one of the two implied processors is performing exactly the same work as the other one. This redunndacy is undesirable in the design of parallel programs.

The sub-strings defined above are scheduled through a list of $P$ active processors to be executed in parallel and independent of each other. Each processor searches all occurrences of the given pattern in the sub-string it is associated with. Every processor stores all
the locations of the found occurrences in a local array. Once all the processor have terminated searching their sub-strings the location arays are sorted and merged into a single array. The parallel algorithm shown below is an implementation of any sequential string searching algorithm.
\$DOALL (creation of P paths)
nelem=n/p
is=me*nelem+1
ie=(me+1)+nelem+m-1
Search the sub-string (is, ie) for all occurrences of the pattern using a particular sequential string search method \$PAREND (end of a path)

Each process (or path) is numbered using a local variable (me) at the initiation phase starting from 0 to P-1. After the creation of $P$ paths, the path creator processor (parent) as well as the other remaining processors (children) try to acquire a path to execute by entering the scheduling process critical region.

The first step of a path is the computation of a lower (is) and upper (ie) bounds of the sub-string it is about to search using its identification number (me). Then the search is started from the character indexed by (is) until the character indexed by (ie) is reached.

The testing procedure used to compare the performance of the five parallel string searching algorithm is based on the average running time since it covers a large number of possible patterns. An English text of $n$ characters is chosen for the experiments. The pattern length is varied from 6 to 15 . For every pattern length considered,

10 random patterns are searched and their average timing is computed. Table 5.1 compares the sequential performance of 4 string matching algorithms against the slowest Brute Force method on the Neptune system. Table 5.2 reports the comparative sequential results of 5 string matching algorithms performed on the Balance 8000 system. The methods are:

BF: The Brute Force algorithm
KR: The Karp-Rabin algorithm
KMP: The Knuth-Morris-Pratt algorithm
BM: The Boyer-Moore algorithm
IBM: The Improved Boyer-Moore algorithm

TABLE 5.1: Sequential performance results performed on the Neptune System. The string size was 16000 characters. Timing unit is in seconds

| m | Sequential timing of |  |  | IBM | KMP | Speed-up |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BF | KMP | BM |  |  | BM | IBM |
| 6 | 1.188 | . 737 | . 282 | . 278 | 1.614 | 4.403 | 4.482 |
| 7 | 1.195 | . 745 | . 240 | . 236 | 1.608 | 5.117 | 5.210 |
| 8 | 1.196 | . 748 | . 220 | . 215 | 1.602 | 5.692 | 5.811 |
| 9 | 1.197 | . 748 | . 208 | . 204 | 1.602 | 5.952 | 6.080 |
| 10 | 1.206 | . 756 | . 196 | . 919 | 1.598 | 6.313 | 6.465 |
| 11 | 1.195 | . 749 | . 170 | . 168 | 1.600 | 7.294 | 7.386 |
| 13 | 1.194 | . 743 | . 171 | . 168 | 1.610 | 7.175 | 7.315 |
| 14 | 1.190 | . 742 | . 164 | . 162 | 1.607 | 7.610 | 7.741 |
| 15 | 1.187 | . 741 | . 157 | . 154 | 1.605 | 7.760 | 7.927 |

TABLE 5.2: Sequential performance results performed on the Balance 8000 system. The string size was fixed to 500000 characters. Timing unit is in seconds

| m | Sequential timing of |  |  |  | Speed-up |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BF | KR | KMP | BM | IBM | KR | KMP | BM | IBM |
| 6 | 43.22 | 58.95 | 39.11 | 4.24 | 4.20 | . 73 | 1.10 | 10.81 | 10.91 |
| 7 | 41.64 | 58.94 | 37.69 | 3.55 | 3.50 | . 71 | 1.10 | 12.15 | 12.31 |
| 8 | 42.76 | 58.94 | 38.71 | 2.96 | 2.90 | . 73 | 1.10 | 14.89 | 15.13 |
| 9 | 42.35 | 58.94 | 38.33 | 2.63 | 2.59 | . 72 | 1.10 | 16.49 | 16.78 |
| 10 | 41.57 | 58.94 | 37.66 | 2.99 | 2.94 | . 71 | 1.10 | 14.45 | 14.64 |
| 11 | 42.01 | 58.93 | 37.97 | 2.26 | 2.20 | . 71 | 1.11 | 19.18 | 19.68 |
| 12 | 42.69 | 58.94 | 38.55 | 2.48 | 2.40 | . 72 | 1.11 | 18.05 | 18.58 |
| 13 | 43.22 | 58.94 | 39.18 | 2.16 | 2.13 | . 73 | 1.10 | 20.09 | 20.42 |
| 14 | 43.27 | 58.93 | 39.07 | 2.07 | 1.99 | . 73 | 1.11 | 21.86 | 22.64 |
| 15 | 41.74 | 58.93 | 37.66 | 2.00 | 1.94 | . 71 | 1.11 | 21.39 | 21.94 |

From both tables, it can be seen that as the pattern length increases the Boyer-Moore average running time decreases. This point could easily be proved if we assume that the alphabet of the input string is large enough to apply the Boyer-Moore remark which is: for a large alphabet, on average only $\mathrm{n} / \mathrm{m}$ characters are inspected.

Let $m 1$ and $m 2$ be the length of two patterns, where $m 2$ is greater than m1. The search for all occurrences of the pattern of length $m 2$ is faster than the search for all occurrences of the pattern of length ml by at most:

$$
\frac{\frac{\mathrm{n}}{\mathrm{~m}}}{\frac{\mathrm{n}}{\mathrm{n}}}=\frac{\mathrm{m} 2}{\mathrm{~m} 2} \text { times }
$$

For example if $m 1$ and $m 2$ are chosen to be respectively equal to 6 and 15, an expected speed of the search of the pattern of length 15 over the search of the pattern of length 6 is predicted to be 2.5. The experiments on the Balance and Neptune systems showed a speed of respectively 2.12 and 1.79 .

The difference in the above theoretical and experimental figures was not unexpected since a few important factors were ignored in the above model. Some of the ignored factors are the randomness of the text and the string, the number of occurrences of the pattern and its function with the pattern length since the way the random patterns are generated for every pattern length leads to fewer occurrences with longer patterns than with short patterns. Nevertheless, the theoretical result forms an upper bound which could not possibly be reached if all the above mentioned factors were taken into account. By contrast, the BF, KMP and RK algorithms are invariant to the pattern length.

### 5.3.1 PARALLEL BRUTE FORCE ALGORITHM

Using one processor, the BF algorithm performance is almost always proportional to $n+r m$ because of the selection of the English text. We assume that the $r$ occurrences of the random pattern are uniformly distributed in the text string. Thus, every sub-string of length ( $n / p+m-1$ ) is expected to contain $r / p$ occurrences of the given pattern. The time Tp it takes to run the parallel Brute Force algorithm on the P-processor computer system is given by:

$$
T p=\left(\frac{n}{P}+m-1\right)+\left(\frac{r}{P}\right) m
$$

which simplifies to:

$$
T \mathrm{p}=\underline{\mathrm{n}} \frac{\mathrm{t}}{\mathrm{p}} \frac{\mathrm{~m}}{\mathrm{~m}}+\mathrm{m}-1
$$

The expected speed-up of the parallel Brute Force algorithm when all parallel overheads are ignored is given by:

$$
\mathrm{Sp}=\frac{\mathrm{Tl}}{\mathrm{Tp}}=\frac{\mathrm{n}+\mathrm{rm}}{\frac{\mathrm{n}+\mathrm{mm}}{\mathrm{P}}+\mathrm{m}-1}
$$

which is also equal to:

$$
S p=P\left(1-\frac{P(m-1)}{n+(r+P) m-P}\right)
$$

The expected efficiency is:

$$
E p=\frac{S p}{P}=\left(1-\frac{P(m-1)}{n+(r+P)-P}\right)
$$

Tables 5.3(a) and 5.3(b) give the parallel experimental performance of the Brute Force algorithm performed respectively on the Neptune and Balance systems.

The Brute Force algorithm achieves an almost linear speed-up when implemented in parallel. The parallel control and shared data overheads are negligible. Even so, the best time of the PBF algorithm (that is T4 and T5) could not outperform the sequential version of the fastest method.

TABLE 5.3(a): Experimental results of the parallel Brute Force string searching algorithm (PBF) performed on the Neptune system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | ASP2 | ASP3 | ASP4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 1.188 | 0.617 | 0.426 | 0.334 | 1.926 | 2.787 | 3.560 |
| 7 | 1.196 | 0.621 | 0.431 | 0.341 | 1.925 | 2.776 | 3.511 |
| 8 | 1.196 | 0.622 | 0.430 | 0.337 | 1.922 | 2.782 | 3.547 |
| 9 | 1.196 | 0.623 | 0.432 | 0.339 | 1.921 | 2.771 | 3.529 |
| 10 | 1.207 | 0.626 | 0.433 | 0.431 | 1.928 | 2.788 | 3.542 |
| 11 | 1.193 | 0.621 | 0.430 | 0.338 | 1.920 | 2.776 | 3.528 |
| 12 | 1.194 | 0.623 | 0.431 | 0.339 | 1.917 | 2.770 | 3.522 |
| 13 | 1.193 | 0.620 | 0.432 | 0.339 | 1.925 | 2.763 | 3.521 |
| 14 | 1.187 | 0.619 | 0.428 | 0.339 | 1.918 | 2.775 | 3.505 |
| 15 | 1.185 | 0.619 | 0.429 | 0.338 | 1.917 | 2.766 | 3.508 |
|  |  |  |  |  |  |  |  |

TABLE 5.3(b): Experimental results of the parallel Brute Force algorithm (PBF) on the Balance 8000 system

| $m$ | AVT1 | AVT2 | AVI3 | AVT4 | AVT5 | ASP2 | ASP3 | ASP4 | ASP5 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 6 | 43.22 | 21.75 | 14.69 | 11.28 | 9.35 | 1.987 | 2.943 | 3.831 | 4.623 |
| 7 | 41.64 | 20.92 | 14.15 | 10.83 | 9.01 | 1.991 | 2.942 | 3.845 | 4.619 |
| 8 | 42.76 | 21.56 | 14.54 | 11.16 | 9.28 | 1.983 | 2.940 | 3.832 | 4.610 |
| 9 | 42.35 | 21.27 | 14.35 | 11.01 | 9.15 | 1.991 | 2.951 | 3.846 | 4.629 |
| 10 | 41.57 | 20.88 | 14.14 | 10.80 | 9.03 | 1.991 | 2.939 | 3.848 | 4.603 |
| 11 | 42.01 | 21.15 | 14.25 | 10.91 | 9.11 | 1.986 | 2.947 | 3.851 | 4.612 |
| 12 | 42.69 | 21.50 | 14.51 | 11.13 | 9.25 | 1.986 | 2.942 | 3.836 | 4.614 |
| 13 | 43.22 | 21.73 | 14.69 | 11.25 | 9.34 | 1.988 | 2.941 | 3.841 | 4.625 |
| 14 | 43.27 | 21.75 | 14.71 | 11.25 | 9.36 | 1.989 | 2.941 | 3.845 | 4.623 |
| 15 | 41.74 | 20.96 | 14.16 | 10.85 | 8.99 | 1.992 | 1.947 | 3.848 | 4.643 |
|  |  |  |  |  |  |  |  |  |  |

### 5.3.2 PARALLEL KNUTH-MORRIS-PRATT ALCORITYM (PKMP)

The sequential Knuth-Morris-Pratt string searching algorithm is proportional to the size of the string since it inspects every character of the string once and only once. If all the parallel overheads are ignored and if the average running time is assumed to be proportional to the number of character comparisons, then the average running time of the parallel KMP algorithm when performed on a single processor is:-

$$
\mathrm{TI}=\mathrm{n}
$$

and the average running time of the same algorithm on P processors is given by:

$$
\mathrm{Tp}=\frac{\mathrm{n}}{\mathrm{p}}+\mathrm{m}-1
$$

which is exactly the number of characters in every sub-string. The average speed-up that could be achieved on a P-processor parallel computer system is:

$$
S p=\frac{T 1}{T p}=\frac{n}{\frac{n}{P}+m-1}=P\left(1-\frac{P(m-1)}{n+P(m-1)}\right)
$$

and the expected efficiency given by:

$$
E p=\frac{S p}{P}=1-\frac{P(m-1)}{n+P(m-1)}
$$

As was expected the parallel Knuth-Morris-Pratt algorithm performed very efficiently (see Tables 5.4(a) and 5.4(b)), since it achieved an almost linear speed up at a very high processor efficiency. However, even with 4 or 5 processors the parallel KMP algorithm could not outperform the sequential performance of the Boyer-Moore algorithm.

TABLE 5.4(a): Experimental results of the parallel Knuth-MorrisPratt string search algorithm (PKMP) on the Neptune system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | ASP2 | ASP3 | ASP4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 0.737 | 0.392 | 0.277 | 0.224 | 1.882 | 2.661 | 3.295 |
| 7 | 0.743 | 0.394 | 0.278 | 0.225 | 1.885 | 2.671 | 3.301 |
| 8 | 0.747 | 0.396 | 0.281 | 0.226 | 1.887 | 2.657 | 3.298 |
| 9 | 0.747 | 0.396 | 0.282 | 0.226 | 1.886 | 2.651 | 3.305 |
| 10 | 0.753 | 0.401 | 0.284 | 0.227 | 1.879 | 2.654 | 3.320 |
| 11 | 0.743 | 0.395 | 0.281 | 0.227 | 1.880 | 2.645 | 3.267 |
| 12 | 0.746 | 0.396 | 0.282 | 0.226 | 1.882 | 2.643 | 3.307 |
| 13 | 0.744 | 0.396 | 0.279 | 0.225 | 1.881 | 2.664 | 3.305 |
| 14 | 0.741 | 0.394 | 0.278 | 0.226 | 1.879 | 2.667 | 3.279 |
| 15 | 0.740 | 0.394 | 0.279 | 0.226 | 1.880 | 2.652 | 3.278 |
|  |  |  |  |  |  |  |  |

TABLE 5.4(b): Experimental results of the parallel Knuth-MorrisPratt string search algorithm (PKMP) an the Balance system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | AVI5 | ASP2 | ASP3 | ASP4 | ASP5 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 6 | 39.11 | 19.66 | 13.23 | 10.05 | 8.19 | 1.989 | 2.956 | 3.891 | 4.777 |
| 7 | 37.69 | 18.98 | 12.74 | 9.66 | 7.83 | 1.986 | 2.960 | 3.904 | 4.814 |
| 8 | 38.71 | 19.43 | 13.09 | 9.96 | 8.07 | 1.992 | 2.958 | 3.887 | 4.799 |
| 9 | 38.33 | 19.26 | 12.95 | 9.81 | 7.99 | 1.990 | 2.960 | 3.908 | 4.799 |
| 10 | 37.66 | 18.95 | 12.68 | 9.68 | 7.80 | 1.987 | 2.971 | 3.892 | 4.828 |
| 11 | 37.97 | 19.14 | 12.82 | 9.76 | 7.91 | 1.985 | 2.961 | 3.891 | 4.798 |
| 12 | 38.55 | 19.38 | 13.05 | 9.89 | 8.07 | 1.989 | 2.954 | 3.900 | 4.780 |
| 13 | 39.18 | 19.68 | 13.22 | 10.06 | 8.16 | 1.991 | 2.963 | 3.896 | 4.803 |
| 14 | 39.07 | 19.63 | 13.17 | 10.02 | 8.13 | 1.990 | 2.965 | 3.898 | 4.804 |
| 15 | 37.66 | 18.98 | 12.74 | 9.67 | 7.86 | 1.984 | 2.954 | 3.895 | 4.791 |

### 5.3.3 PARALIETL KARP-RABIN ALGORITHM (PKR)

The parallel performance of the Karp-Rabin algorithm is similar to that of the Knuth-Morris-Pratt algorithm since the Karp-Rabin also has a sequential performance proportional to $n$. Furthermore, both algorithms were implemented in parallel using-the same implementation. However, the KR method is expected to be slower than the KMP method because of the high mathematical operations involved in the computation of the hash function values. Experimentally, see Tables 2.1 and 2.2 , the $K R$ is found to be even slower than the BF. Table 5.5 reports the parallel performance of the Karp-Rabin algorithm performance on the Balance system.

TABLE 5.5: Experimental results of the parallel Karp-Rabin string searching algorithm (PKR) on the Balance system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | AVT5 | ASP2 | ASP3 | ASP4 | ASP5 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 6 | 58.95 | 29.58 | 19.73 | 14.84 | 11.92 | 1.99 | 2.99 | 3.97 | 4.95 |
| 7 | 58.94 | 29.58 | 19.73 | 14.86 | 11.93 | 1.99 | 2.99 | 3.97 | 4.94 |
| 8 | 58.94 | 29.51 | 19.71 | 14.85 | 11.94 | 1.99 | 2.99 | 3.97 | 4.94 |
| 9 | 58.94 | 29.55 | 19.73 | 14.86 | 11.95 | 1.99 | 2.99 | 3.97 | 4.93 |
| 10 | 58.94 | 29.54 | 19.73 | 14.86 | 11.93 | 1.99 | 2.99 | 3.97 | 4.94 |
| 11 | 58.93 | 29.55 | 19.73 | 14.86 | 11.93 | 1.99 | 2.99 | 3.97 | 4.94 |
| 12 | 58.94 | 29.58 | 19.73 | 14.84 | 11.91 | 1.99 | 2.99 | 3.97 | 4.95 |
| 13 | 58.94 | 29.54 | 19.73 | 14.85 | 11.93 | 1.99 | 2.99 | 3.97 | 4.94 |
| 14 | 58.93 | 29.51 | 19.73 | 14.83 | 11.95 | 1.99 | 2.99 | 3.97 | 4.93 |
| 15 | 58.93 | 29.55 | 19.73 | 14.86 | 11.95 | 1.99 | 2.99 | 3.97 | 4.93 |
|  |  |  |  |  |  |  |  |  |  |

### 5.3.4 PARALLEL BOYER-MOORE ALGORITHM (PBM)

The Boyer-Moore string searching algorithm runs faster than all the 3 previous methods since it inspects on average only $\mathrm{n} / \mathrm{m}$ characters. If the parallel running time is assumed to be proportional only to the number of character comparisons and if all the parallel overheads are neglected, then the parallel average running time of the BM algorithm when searching for all occurrences of a given pattern of length $m$ is $n / m$ when a single processor is being used. The parallel running time of the same algorithm performed on $P$ processors is

$$
\mathrm{Tp}=\frac{\frac{\mathrm{n}}{\mathrm{P}}+\mathrm{m}-1}{\mathrm{~m}}
$$

The average expected speed-up when $P$ processors are used is:

$$
S p=\frac{T 1}{T p}=\frac{n}{\frac{n}{p}+m-1}
$$

which is simplified to:

$$
S p=P\left(1-\frac{P(m-1)}{n+P(m-1)}\right)
$$

and the expected efficiency given by

$$
E p=\frac{S p}{P}=1-\frac{P(m-1)}{n+P(m-1)}
$$

The parallel Boyer-Moore algorithm has the same expected performance as the parallel Knuth-Morris-Pratt algorithm except that the PBM is faster. The parallel performance of the Improved Boyer-Moore algorithm is exactly identical to that of the PBM for the same reasons as mentioned in the KR case. Tables 5.6(a) and 5.6(b) report the experimental results of the PBM algorithm and Tables 5.7(a) and 5.7(b) report the experimental results of the PIBM.

TABLE 5.6(a): Experimental results of the Parallel Boyer-Moore string searching algorithm (PBM) on the Neptune system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | ASP2 | ASP3 | ASP4 |
| ---: | ---: | ---: | ---: | :--- | :--- | :--- | :--- |
| 6 | 0.281 | 0.173 | 0.130 | 0.113 | 1.620 | 2.145 | 2.481 |
| 7 | 0.239 | 0.151 | 0.117 | 0.104 | 1.579 | 2.025 | 2.281 |
| 8 | 0.218 | 0.140 | 0.110 | 0.099 | 1.551 | 1.970 | 2.196 |
| 9 | 0.207 | 0.135 | 0.108 | 0.095 | 1.532 | 1.912 | 2.159 |
| 10 | 0.195 | 0.130 | 0.103 | 0.093 | 1.503 | 1.880 | 2.086 |
| 11 | 0.181 | 0.123 | 0.100 | 0.091 | 1.474 | 1.807 | 2.000 |
| 12 | 0.170 | 0.117 | 0.096 | 0.089 | 1.451 | 1.770 | 1.915 |
| 13 | 0.170 | 0.119 | 0.095 | 0.089 | 1.423 | 1.782 | 1.908 |
| 14 | 0.164 | 0.115 | 0.049 | 0.088 | 1.414 | 1.720 | 1.841 |
| 15 | 0.155 | 0.111 | 0.092 | 0.086 | 1.394 | 1.688 | 1.805 |

TABLE 5.6(b): Experimental results of the Parallel Boyer-Moore string searching algorithm (PBM) on the Balance system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | AVT5 | ASP2 | ASP3 | ASP4 | ASP5 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 6 | 4.24 | 2.18 | 1.45 | 1.14 | 1.00 | 1.94 | 2.90 | 3.68 | 4.26 |
| 7 | 3.55 | 1.82 | 1.26 | 0.97 | 0.81 | 1.95 | 2.81 | 3.66 | 4.39 |
| 8 | 2.96 | 1.51 | 1.03 | 0.79 | 0.69 | 1.96 | 2.86 | 3.73 | 4.33 |
| 9 | 2.63 | 1.37 | 0.93 | 0.73 | 0.62 | 1.91 | 2.82 | 3.63 | 4.26 |
| 10 | 2.99 | 1.53 | 1.05 | 0.82 | 0.70 | 1.94 | 2.85 | 3.65 | 4.23 |
| 11 | 2.26 | 1.17 | 0.83 | 0.63 | 0.56 | 1.94 | 2.73 | 3.59 | 4.09 |
| 12 | 2.48 | 1.28 | 0.91 | 0.70 | 0.61 | 1.93 | 2.71 | 3.58 | 4.08 |
| 13 | 2.16 | 1.13 | 0.81 | 0.60 | 0.53 | 1.92 | 2.67 | 3.60 | 4.07 |
| 14 | 2.07 | 1.08 | 0.77 | 0.58 | 0.51 | 1.92 | 2.71 | 3.59 | 4.11 |
| 15 | 2.00 | 1.04 | 0.73 | 0.55 | 0.49 | 1.92 | 2.74 | 3.62 | 4.15 |
|  |  |  |  |  |  |  |  |  |  |

TABLE 5.7(a): Experimental results of the Parallel Improved BoyerMoore string searching algorithm (PBM) on the Nepture system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | AVI5 | ASP2 | ASP3 | ASP4 | ASP5 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 6 | 4.20 | 2.16 | 1.46 | 1.18 | 0.99 | 1.94 | 2.87 | 3.53 | 4.26 |
| 7 | 3.50 | 1.79 | 1.23 | 0.98 | 0.81 | 1.95 | 2.83 | 3.58 | 4.29 |
| 8 | 2.90 | 1.49 | 1.02 | 0.82 | 0.70 | 1.94 | 2.84 | 3.53 | 4.13 |
| 9 | 2.59 | 1.33 | 0.95 | 0.73 | 0.63 | 1.95 | 2.74 | 3.56 | 4.15 |
| 10 | 2.94 | 1.51 | 1.04 | 0.83 | 0.68 | 1.95 | 2.84 | 3.56 | 4.30 |
| 11 | 2.20 | 1.15 | 0.79 | 0.62 | 0.52 | 1.91 | 2.79 | 3.56 | 4.28 |
| 12 | 2.40 | 1.25 | 0.86 | 0.67 | 0.59 | 1.92 | 2.79 | 3.56 | 4.12 |
| 13 | 2.13 | 1.10 | 0.75 | 0.60 | 0.52 | 1.93 | 2.83 | 3.56 | 4.12 |
| 14 | 1.99 | 1.03 | 0.72 | 0.58 | 0.50 | 1.92 | 2.75 | 3.44 | 4.01 |
| 15 | 1.94 | 1.01 | 0.70 | 0.56 | 0.48 | 1.92 | 2.77 | 3.48 | 4.06 |
|  |  |  |  |  |  |  |  |  |  |

TABLE 5.7(b): Experimental results of the Parallel Improved BoyerMoore string searching algorithm (PBM) on the Balance system

| $m$ | AVT1 | AVT2 | AVT3 | AVT4 | ASP2 | ASP3 | ASP4 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 6 | 0.281 | 0.173 | 0.130 | 0.113 | 1.620 | 2.145 | 2.481 |
| 7 | 0.239 | 0.151 | 0.117 | 0.104 | 1.579 | 2.025 | 2.281 |
| 8 | 0.218 | 0.140 | 0.110 | 0.099 | 1.551 | 1.970 | 2.196 |
| 9 | 0.207 | 0.135 | 0.108 | 0.095 | 1.532 | 1.912 | 2.159 |
| 10 | 0.195 | 0.130 | 0.103 | 0.093 | 1.503 | 1.880 | 2.086 |
| 11 | 0.181 | 0.123 | 0.100 | 0.091 | 1.474 | 1.807 | 2.000 |
| 12 | 0.170 | 0.117 | 0.096 | 0.089 | 1.451 | 1.770 | 1.915 |
| 13 | 0.170 | 0.119 | 0.095 | 0.089 | 1.423 | 1.782 | 1.908 |
| 14 | 0.164 | 0.115 | 0.094 | 0.088 | 1.414 | 1.720 | 1.841 |
| 15 | 0.155 | 0.111 | 0.092 | 0.086 | 1.394 | 1.688 | 1.805 |
|  |  |  |  |  |  |  |  |

### 5.4 OONCIUSIONS

In this chapter, we first investigated 5 sequential string searching algorithms. These are the traditional Brute-Force, the Karp-Rabin, the Knuth-Morris-Pratt, the Boyer-Moore and the Improved Boyer-Moore algorithms. Empirically, it was discovered that while the BF inspects on average 1.1 characters for every character referenced, the KMP and KR inspect every character referenced once and only once [Boyer 1977]. The fastest methods are the BM and IBM since they inspect only a fraction of the string characters ( $\mathrm{n} / \mathrm{m}$ ).

Secondly, we presented a parallel implementation for the string searching algorithms using the divide-and-conquer method. As was expected all the parallel algorithms showed a very efficient performance index on both selected MIMD type parallel computer systems (see Tables 5.8 and 5.9 below). The parallel overheads, as measured on both systems were negligible.

TABLE 5.8: Average performance of the parallel string searching methods performed on the Neptune system

| Method | AVT1 | AVI2 | AVT3 | AVT4 | ASP2 | ASP3 | ASP4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BF | 1.194 | 0.621 | 0.430 | 0.348 | 1.922 | 2.775 | 3.527 |
| KMP | 0.744 | 0.395 | 0.280 | 0.226 | 1.882 | 2.657 | 3.296 |
| BM | 0.198 | 0.131 | 0.104 | 0.095 | 1.494 | 1.870 | 2.067 |
| IBM | 0.195 | 0.129 | 0.105 | 0.096 | 1.494 | 1.848 | 2.014 |

TABLE 5.9: Average performance of the parallel string searching methods performed on the Balance 8000 system

| Method | AVI1 | AVT2 | AVI3 | AVT4 | AVT5 | ASP2 | ASP3 | ASP4 | ASP5 |
| :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| KR | 58.94 | 29.55 | 19.73 | 14.85 | 11.93 | 1.99 | 2.99 | 3.97 | 4.94 |
| BF | 42.45 | 21.35 | 14.42 | 11.05 | 9.19 | 1.99 | 2.94 | 3.84 | 4.62 |
| KMP | 38.39 | 19.31 | 12.97 | 9.85 | 8.00 | 1.99 | 2.96 | 3.87 | 4.78 |
| BM | 2.73 | 1.41 | 0.98 | 0.75 | 0.65 | 1.93 | 2.78 | 3.63 | 4.20 |
| IBM | 2.68 | 1.38 | 0.95 | 0.76 | 0.64 | 1.93 | 2.80 | 3.54 | 4.17 |

A possible extension to the work presented in this chapter, could be, for example, the search for two or more patterns simultaneously. This could be achieved by matching the required patterns in sequence and using our already developed parallel algorithms, where after finding all the occurrences of the first pattern, we pass to the second one. However such an approach would result in a timecomplexity proportional to $k n$, where $k$ is the number of patterns. Aho and Corasick [Aho 1975] have discovered an algorithm which is capable of achieving a time-complexity of $n$ plus the alphabet size times the sum of the pattern lengths. Their algorithm consists of building a finite state pattern matching machine from the patterns and then using this machine to process the text string in a single pass rather than $k$. The pattern matching machine is a combination of three functions, a Goto, failure and an output function.

Chapter 6

## PARALLEL SORTING ALGORITHMS

### 6.1 INTRODUCTION

The need for a good sorting algorithm is vitally important for sorting is at the core of many computer applications such as database manipulation where, very often, a list of transactions or queries have to be sorted prior to being dealt with. Sorting is basically rearranging a given set of elements $S_{n^{\prime}}$ where:

$$
S_{n}=\left\{a_{1}, a_{2}, \ldots, a_{n}\right\}
$$

into some relative order. The elements $a_{i},(1 \leqslant i \leqslant n)$, could be a set of numbers that we wish to sort in ascending (or descending) order or a list of names that we wish to sort into alphabetical order. We have selected a set of positive numbers uniformiy distributed in $(0,1)$ for our next discussions mainly for the simple reason that sorting does not depend on the nature of the element but rather on their value.

Knuth [Knuth 1973] investigated many sorting algorithms and provided a good discussion on how the performance of any algorithm is tightly related to the experimental environment it is confronted with. Unfortunately, there is no known universal 'best' method, and one can only find a better method than the others for some particular set of conditions.

With the advent of parallel computer systems and VLSI chips the performance of these algorithms could increase considerably if a suitable parallel algorithm is designed. To date only a few parallel sorting algorithms have been implemented on MIMD computer systems. In this Chapter we have analysed the Parallel Quicksort

Algorithm (PQ) the Parallel Quicksort-Merge (PQM) and two new parallel sorting algorithms: the Parallel Bounded-Partitioned Sorting (PBPS) and the Parallel Range-Partitioned Sorting (PRPS) algorithms. Both new algorithms have shown better performance figures than the Parallel Quicksort algorithm in a chosen set of experiments.

The Quicksort algorithm has a good feature which has been exploited in the Parallel Quicksort [Evans, 1983]: at every step, the method produces 2 independent subsets which can be processed asynchronously by 2 processons. From each subset, 2 more independent subsets are created and so on. As can be seen, the parallel quicksort algorithm takes some time before all the available processors are in use. As it is, the Parallel Quicksort algorithm has a performance comparable to the Parallel Quicksort-Merge (PQM) algorithm (see Figure 6.1 comparing the theoretical speed-up of the $P Q$ and $P Q M$ for values of $P$ varying from 2 to 1024.

The PBPS and PRBS algorithms provide a good solution to the problem of a slow start-up of the PQ algorithm. It partitions the set to be sorted in $P$ independent subsets which can be instantly processed by $P$ independent processors. However a price has to be paid. The memory usage is much greater than that used by the Parallel Quicksort sort.

Another good feature of the PBPS and PRBS algorithms is that the partitioning process is carried out in parallel and has a cost almost proportional to ( $n+2 \frac{n}{p}$ ).


FIGURE 6.1: THEORETICAL Sp OF THE PQ AND FQM


FIGURE 6.2: THEORETICAL Sp OF THE PQ

The performance analysis of the parallel sorting algorithms looked at in this Chapter, is based on the number of key comparisons*. For each algorithm 3 quantities are measured: these are the speed-up rate, the efficiency and performance factor.

In Section 6.2 the analysis is presented when the number of parallel paths ( $M$ ) is equal to the number of processors ( $P$ ) and in Section 6.3 , we report on the case when $M>P$. Section 6.4 concludes this Chapter by summing up the major results obtained.

### 6.2 PERFORMANCE ANALYSIS WHEN M=P

Generally speaking, the set is partitioned into $P$ subsets of nearly equal size, according to the strategy of the method. Once the $P$ subsets are formed, they are scheduled through the $P$ available processors to be sorted. An extra step is required only in the PQM before the set is completely sorted. The sorted subsets need to be merged together.

### 6.2.1 DESCRIPTION OF THE SEQUENTIAL QUICKSORT ALGORITHM

Quicksort [Hoare, 1962] or partition-exchange method which is probably more used than any other sorting algorithm is considered to be a good general-purpose algorithm. It is quite easy to implement, works well in a very large number of situations and consumes less storage than the other remaining methods [Loeser, 1974]. Hoare has

[^13]provided an excellent account of how Quicksort works [Hoare, 1962]. Given a set of elements, $S_{n}$, to be sorted, the method first selects at random one element, $\mathrm{Y}^{0}$, called the partitioning element. It then rearranges the elements until the set has been partitioned into 3 parts: (a) a central part, consisting of a single element $Y^{0}$, (b) a lower (or left) subset, whose elements ( $a_{11}, a_{21}, \ldots, a_{n 1}$ ), are larger than $Y^{0}$, and (c) an upper (or right) subset, ( $a_{12}, a_{22}, \ldots$, $a_{n 2}$ ), whose elements are not smaller than $Y^{0}$. This process of placing $Y^{0}$ in its proper position is known as the partitioning process. It is interesting to note that $Y^{0}$ is now in its exact position and does not need to be included in any subsequent partitioning steps. The same process may be applied to each one of the 2 subsets choosing for example $Y^{1}$ and $Y^{2}$ as the partitioning elements for the left and right subsets respectively. A repetition of this technique eventually produces subsets containing one element or none at which point the set $S_{n}$ is sorted. This process is diagrammatically presented in Figure 6.3.
$$
\left(a_{1}, a_{2}, \ldots, a_{n}\right)
$$


FIGURE 6.3: THE QUICKSORT ALGORITHM

Though seemingly complex, the partitioning process can be easily implemented through the following general strategy by using 2 pointers initially set to $i=\ell$ and $j=r-1$, where $a_{\ell}$ and $a_{r}$ are respectively the left and right-most elements, and arbitrarily choosing $Y^{0}=a_{r} . \quad$ The scan index $i$ is repeatedly increased by one until an element, $a_{i}$, larger than $a_{r}$ is found. Then $j$ is, in turn, continuously decreased by one until it is pointing to an element, $a_{j}$, smaller than $a_{r}$. It is obvious to see that $a_{i}$ and $a_{j}$ are out of place in the partitioned set, so they are exchanged. The same process of scanning from both ends and eventually exchanging elements is continued until $i$ and $j$ cross at which point the partitioning process is nearly complete: all that remains is to exchange $a_{r}$ and the left-most element $\left(a_{i}\right)$ of the right subset.

Thus, the implementation above will perform very well for many applications and it is a good general-purpose method. However, if it is used several times or used to sort large files, then it is worthwhile to implement one of the several Quicksort's variations as thoroughly investigated by Sedgewick [Sedgewick, 1975]. The main major improvements which if combined together reduce the running time of the naive Quicksort by 25\%-30\% [Sedgewick, 1984], can be summarised into the following points: (1) modifying the Recursive Quicksort into a non-recursive Quicksort by simulating explicitly the stack operations, (2) sorting smaller subsets (of length m) using a linear sorting method instead of involving Quicksort which exhibits high overheads with small subsets, and (3) choosing Y, the partitioning element, equals to the median of three-elements, where the three elements are the leftmost, middle and rightmost elements. Other marginal improvements include extending the median of three to the median of five (or more than five), and coding part (or the whole) of the algorithm in assembly language.

### 6.2.2 PARALLEL QUICKSORT ALGORITHM (PQ)

The Parallel Quicksort method consists of 3 phases (as illustrated in Figure 6.4).

Phase 1 ends when the number of active processors is exactly $p$, phase 2 corresponds to the situation when all the $P$ processors are being used and the third phase ends when the number of idle processors equals P. If $T_{p}$ is the run-time of the Parallel Quicksort algorithm and the duration of phase $i$ is $t_{i},(i=1,2,3)$, then:

$$
T_{p}=t_{1}+t_{2}+t_{3}
$$



FIGRE 6.4: TIME DIAGRAM OF THE PQ ALGORITHM

However, $t_{3}$, the time between the first processor becoming idle and the last one is difficult to be accurately estimated. Since this phase is relatively short compared to the other phases, it may be ignored. The run-time of phase 2 is estimated by:

$$
t_{2}=\frac{\tilde{n}^{\sim} t_{1}}{p}
$$

where $\tilde{t}$ is the sequential nun-time of the Quicksort algorithm and $\tilde{t}_{1}$ is the sequential run-time of phase 1 of the Quicksort algorithm.

The run-time of the sequential Quicksort method, $\mathcal{t}$, has been carefully analysed by Sedgewick [Sedgewick, 1975] by estimating the number of times each statement in the Quicksort program is executed. If we base our analysis on the number of key comparisons and apply the same technique we get:

$$
\tilde{t}=\frac{12}{7}(n+1)\left(H_{n+1}-H_{m+2}\right)-2+(n+1) \frac{37 m-94}{49(m+2)}
$$

(This result is from Evans [Evans, 1983] which corresponds to expression $A_{n}$, the average number of key comparisons made during the partitioning stage), where $H_{n}$ is the harmonic function:

$$
\mathrm{H}_{\mathrm{n}}=1+\frac{1}{2}+\cdots+\frac{1}{\mathrm{n}}
$$

To estimate $\tilde{t}_{1}$, the sequential run-time of phase 1 of the Quicksort algorithm, we first observe that, on average, the number of key comparisons made during the first partitioning stage is ( $n-1$ ). (Since the partitioning element is not compared against itself). If $q_{i}$ is the average length at the subsets at level 1 as depicted in Figure 6.5 then $q_{i+1}$ is half the quantity $\left(q_{i-1}\right)$, and we have


FIGURE 6.5: ALLOCATION OF PROCESSORS TO PROCESSES ( $\mathrm{j}=\mathrm{log} \mathrm{P}$ )

$$
\begin{aligned}
& q_{0}=n \\
& q_{i+1}=\frac{q_{i}-1}{2}
\end{aligned} \quad i=1,2, \ldots, j
$$

where $j$ is the log of $P$ base 2. Using the recurrence theorem expression (6.5) is described by:

$$
q_{i}=\frac{n+1-2^{i}}{2^{i}}, \quad i=0,1, \ldots, j
$$

Each subset of the $2^{i}$ subsets obtained at level $i$ requires on average ( $q_{i}-1$ ) comparisons during the partitioning process. The total work, performed at level $i$ over all the $2^{i}$ subsets, and which corresponds to the cost of partitioning at level $i$ is given by:

$$
\left(q_{i}-1\right) * 2^{i}, \quad i=0,1, \ldots, j
$$

Substituting (6.6) in (6.7) we get for the cost of partitioning $2^{i}$ subsets at level, i:

$$
n+1-2^{i+1}
$$

Phase 1 ends when all P processors are activated or when $2^{j}$, (where $j=\log P$ ) subsets are created, during the sequential execution of the Quicksort algorithm. So only j-1 levels are required and $\tilde{t}_{1}$ is given by the sum of all level costs:

$$
\tilde{t}_{1}=(n+1) j+2-2.2^{j}
$$

By substituting $j$ by loge we get the result:

$$
\begin{align*}
& \tilde{t}_{1}=(n+1) \log P+2-2 P
\end{align*}
$$

Now, it remains to estimate the parallel run-time of phase 1. At any level $i,\left(1<2^{j}\right)$ there are always idle processors to join in the parallel partitioning process. So the $2^{i}$ subsets are processed simultaneously by $2^{i}$ processors. Once there are $2^{j}$ subsets, each processor takes a subset and performs the sequential Quicksort algorithm. So the amount of work performed by the $2^{1}$ processors is $\left(q_{i}-1\right),(0 \leqslant i \leqslant j)$ and by summing up all these quantitles we obtain:

$$
t_{1}=2(n+1)\left(1-2^{-j}\right)-2 j
$$

and it is also equal to the expression below once $j$ has been substituted by logp,

$$
t_{1}=2(n+1)\left(1-\frac{1}{P}\right)-2 \log P
$$

Since $t_{3}$ was neglected, $T_{p}$ is

$$
T_{p}=t_{1}+\frac{\tilde{t}-\tilde{t}_{1}}{P}
$$

Multiplying and dividing the left and right hand side of the above equation by $P$ and $T_{p}$ respectively we get:

$$
p=\frac{p t_{1}-\tilde{t}_{1}}{T_{p}}+\frac{\tilde{t}}{T_{p}}
$$

Since we have by definition:

$$
S_{p}=\frac{\tilde{t}}{T_{p}}
$$

where $S_{p}$ is the speed-up ratio of the parallel algorithm, then by substituting $\frac{\tilde{t}}{T_{p}}$ by $S_{p}$ and rearranging the terms we get:

$$
S_{p}=p-\frac{p t_{1}-\tilde{t}_{1}}{T_{p}}
$$

and factorising the right hand side we obtain:

$$
s_{p}=p\left(1-\frac{p t_{1}-\tilde{t}_{1}}{p T}\right)
$$

The efficiency $\mathrm{E}_{\mathrm{p}}$ of the Parallel Quicksort method is then given by:

$$
E_{p}=\frac{S_{p}}{p}=1-\frac{p t_{1}-\tilde{t}_{1}}{p T_{p}}
$$

The Parallel Quicksort algorithm was performed on the Sequent Balance $8000^{\mathrm{TM}}$ to sort a randomly generated set of length 16 K words. Subsets of size $m$ or less are sorted using the Insertion sort algorithm. In all our experiments we selected $m=10$. The parallel performance of the parallel Quicksort method is given in Table 6.1 and graphically represented in Figures 6.6(a) and 6.6(b). Table 6.2 gives the predicted performance of the parallel Quicksort algorithm when $P$ is varied from 2 to 16.

| $P$ | $T_{p}$ | $S_{p}$ | $E_{p}$ |
| :---: | :---: | :---: | :---: |
| 1 | 6.82 | 1.00 | 1.00 |
| 2 | 4.36 | 1.56 | .78 |
| 3 | 4.42 | 1.54 | .51 |
| 4 | 4.52 | 1.51 | .38 |
| 5 | 3.67 | 1.86 | .37 |

TABLE 6.1: Experimental performance of the $P Q$ algorithm

$$
\mathrm{n}=16 \mathrm{~K}, \mathrm{~m}=10
$$



FIGURE 6.6(a): THEORETICAL AND EXPERIMENTAL Sp OF PQ


FIGURE 6.6(b): THEORETICAL AND EXPERIMENTAL Ep OF PQ

The number of processors that achieves high Performance Factor for $\mathbf{P}$ processors ( $P F_{p}=S_{p} * E_{p}$ ) is predicted to be six processors. However due to the fact that our analysis is overestimated, it is suggested a choice for $P$ less than six. Experimentally we obtained the highest $\mathrm{PF}_{\mathrm{p}}$ for 2 processors.

| $P$ | $S_{p}$ | $\mathrm{E}_{\mathrm{p}}$ | $\mathrm{PF}_{\mathrm{p}}$ |
| :---: | :---: | :---: | :--- |
| 2 | 1.855 | .927 | 1.720 |
| 3 | 2.509 | .836 | 2.098 |
| 4 | 3.046 | .762 | 2.320 |
| 5 | 3.448 | .690 | 2.378 |
| 6 | 3.781 | .630 | 2.382 |
| 7 | 4.060 | .580 | 2.355 |
| 8 | 4.299 | .537 | 2.310 |
| 9 | 4.483 | .498 | 2.233 |
| 10 | 4.642 | .464 | 2.155 |
| 11 | 4.780 | .435 | 2.077 |
| 12 | 4.902 | .409 | 2.003 |
| 13 | 5.101 | .385 | 1.931 |
| 14 | 5.107 | .365 | 1.863 |
| 15 | 5.194 | .346 | 1.798 |
| 16 | 5.272 | .330 | 1.737 |

TABLE 6.2: Theoretical performance of the Parallel Quicksort Algorithm (median of the three versions), $n=16 \mathrm{~K}$ and $\mathrm{m}=10$

### 6.2.3 PARALLEL QUICXSORT MERGE (PGM)

The main purpose of the analysis of the Parallel Quicksort-Merge algorithm is to provide an easy and known altemative performance analysis to the parallel Quicksort algorithm. Intuitively, phase 1 of the PQ algorithm and the merging phase of the PQM are of the same order (if they are not equal). If we assume that both algorithms have the same run-time then as a validation procedure for the analysis of the $P Q$ algorithm, the establishment of the analytical performance of the $P Q M$ could make a good approximation for the $P Q$. Theoretically, the $P Q$ and $P Q M$, have almost equal parallel performance for the set of assumptions made. (See Figure 6.1 and Tables 6.1 and 6.3).

| P | $\mathrm{T}_{\mathrm{pc}}$ | $\mathrm{T}_{\mathrm{pe}}$ | $\mathrm{S}_{\mathrm{pc}}$ | $\mathrm{S}_{\mathrm{pe}}$ | $\mathrm{E}_{\mathrm{pc}}$ | $\mathrm{E}_{\mathrm{pe}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 6.78 | 6.80 | 1.00 | 1.00 | 1.00 | 1.00 |
| 2 | 4.44 | 4.50 | 1.53 | 1.51 | .76 | .76 |
| 4 | 3.40 | 3.41 | 1.99 | 1.99 | .50 | .50 |

TABLE 6.3: Experimental performance of the PgM algorithm $\mathrm{n}=16 \mathrm{~K}, \mathrm{~m}=10$

The PQM algorithm consists of two phases: (a) a sorting phase where each processor sorts a subset of length ( $\frac{n}{\mathrm{p}}$ ) using the sequential Quicksort, and (b) a merging phase to obtain a sorted set by merging the $P$ sorted subsets. If $T_{P S}$ and $T_{P M}$ are the run-time of respectively the sorting and merging phased then, $T_{p}$, the overall parallel run-time is expressed by:

$$
\mathrm{T}_{\mathrm{P}}=\mathrm{T}_{\mathrm{PS}}+\mathrm{T}_{\mathrm{PM}}
$$

Since each subset of size $\left(\frac{n}{p}\right)$ is sorted using a sequential version of the Quicksort algorithm, then $T_{P S}$ is the same as (defined in 6.3), except that $n$ is substituted by $\left(\frac{n}{p}\right)$. So $T_{P S}$ is

$$
T_{P S}=\frac{12}{7}\left(\frac{n}{p}+1\right)+\left(H \frac{n}{p}+1-H_{m+2}\right)+2+\left(\frac{n}{p}+1\right) \frac{37 m-94}{49(m+2)} 6.19
$$

Once all the $P$ subsets are individually sorted, they are merged using a parallel merging method. The choice of a particular merging algorithm is irrelevant because any algorithm used to merge 2 sorted files of the same length ( $n$ ) by comparison of keys does at least (2n-1) such comparisons [Baase, 1983]. The two-way merge was selected since it is less complicated to implement than the alternative methods.

At the start of the merging phase, every 2 neighbouring subsets are merged to form a new sorted subset of size ( $2 \frac{n}{p}$ ). The number of such processes is then $\left(\frac{P}{2}\right)$. During the following step only $\left(\frac{P}{4}\right)$ processors are being used. The same process is repeated until only one processor is used to merge 2 sorted subsets, each containing exactly $\left(\frac{n}{2}\right)$ elements and produces the final sorted set $S_{n}$. The merging process is diagramatically shown in Figure 6.7 when $P=8$. The notation $S_{i} M S_{i+1}$ is used to name the set obtained by merging $S_{i}$ and $S_{i+1}$.

In this analysis, we assume $n$ and $p$ to be a power of 2. The parallel merge phase can be completed in only logP steps. Merging at one step is performed in parallel and control is passed to the next step if, and only if, all the merging processes have been completed.


FIGURE 6.7: PARALLEL MERGING PROCESS ( $\mathrm{P}=8$ )

At step $i$, there are $\frac{P}{2^{i}}$ subsets of size $\left(\frac{n}{p}\right) 2^{i}$ each. $T_{P M}$, the runtime of the parallel merging phase is then:

$$
T_{P M}=\sum_{i=0}^{j-1} c_{i}
$$

where $j=\log P$ and $c_{i}$ is the cost of step i. $c_{i}$ is simply,

$$
c_{i}=2\left(\frac{n}{p} \cdot 2^{i}\right)-1=\frac{n}{p} \cdot 2^{i+1}-1
$$

Substituting (6.21) in (6.20) and summing up, we get $\mathrm{T}_{\mathrm{PM}}$

$$
T_{P M}=2 \frac{n}{p}\left(2^{j}-1\right)-j
$$

which is also equal to,

$$
\mathrm{T}_{\mathrm{PM}}=2 \mathrm{n}\left(1-\frac{1}{\mathrm{p}}\right)-\log \mathrm{P}
$$

after substituting $j$ by log.
$S_{p}$ the speed-up ratio of the PQM algorithm is obtained as,

$$
S_{p}=\frac{T_{1}}{T_{p}}=\frac{\tilde{t}_{1}}{T_{P S}+T_{P M}}
$$

and the efficiency,

$$
E_{p}=\frac{S_{p}}{p}
$$

### 6.2.4 PARALLEL PARTITIONED SORTING ALGORITHMS (PPS)

The motivation which led to the development of 2 parallel partitioned sorted algorithms (the bounded and range partitioned sorting algorithms) was how to overcome the disadvantage observed in the phase 1 of the $P Q$ method. We first observed empirically that if somehow the original set is partitioned into $P$ subsets such that all elements of subsets $S_{i}$ are not greater than any element of subset $S_{i+1}$ (right subset for $S_{i}$ ) and not smaller than any elements of subset $S_{i-1}$ (left subset for $S_{i}$ ). In other words, if a parallel partitioning process could be found such that the original set is partitioned not only into 2 independent subsets as in the $P Q$ but into $P$ independent subsets, then phase 1 of - the $P Q$ method could be totally eliminated and hence linearly improve the overall performance. Here again the ideal situation is to produce $P$ subsets of nearly equal sizes.

Both PPS methods are based on first defining an array $U(1: P+1)$ such that

$$
\mathrm{U}_{1}<\mathrm{U}_{2}<\ldots<\mathrm{U}_{\mathrm{p}+1}
$$

The parallel Bounded-Partitioned sorting method (PBPS) selects $U_{1}=S(1), U_{2}=S\left(\frac{n}{p}\right), \ldots, U_{p}=\left(S\left((p-1) \frac{n}{p}\right)\right.$ and $U_{p+1}=S(n)$ and then sorts the array $U$ in ascending order. The second method, the Parallel Range-Partitioned sorting algorithm (PRPS) is used only if the range of the set $S_{n}$ is known and the array $U$ is selected as shown below:

$$
U_{i}=a+(i-1) \frac{b-a}{P}, \quad i=1, p+1
$$

where $a$ and $b$ are the lower and upper bounds of $S_{n}$. It is easy to show that $U_{i}$ is already ordered in ascending order by expressing $U_{i+1}$ as a function of $U_{i}$

$$
U_{i+1}=a+i \frac{b-a}{P}, \quad i=0, p
$$

which is also equal to,

$$
U_{i+1}=a+(i-1) \frac{b-a}{P}+\frac{b-a}{P}, \quad i=0, p
$$

replacing $a+(i-1) \frac{b-a}{P}$ by $U_{i}$ we get

$$
U_{i+1}=U_{i}+\frac{b-a}{P}
$$

The above expression shows that,

$$
U_{i+1}>U_{i}, \text { for } i=0, p
$$

since $\frac{b-a}{P}>0$ and hence the sorting of $U$ is avoided in the PRBS method.

Once the bound array $U$ has been defined, all $P$ processors are activated. If processors are numbered from 1 to $P$, then processor $i_{p}$ in the PBPS algorithm picks all elements $a_{i}$ such that:

$$
\begin{array}{ll}
a_{i} \leqslant U(2), \quad \text { if } i_{p}=I & \\
a_{i} \quad>U(p), \quad \text { if } i_{p}=p & i=1, n \\
U\left(i_{p}\right)<a_{i} \leqslant U\left(i_{p}+1\right) \text { otherwise } &
\end{array}
$$

The PRPS method makes every procesor number $i_{p}$, pick all elements from the set $S_{n}$ which are,

$$
U\left(i_{p}\right)<a_{i} \leqslant U\left(i_{p}+1\right)
$$

The elements picked by every processor are first stored in a local array. They are copied back to the original array only when all the sorting processes have been completed. The exact start index for every processor is saved in an index table. The partitioning process and writing back to the original set has a run-time proportional to ( $n+\frac{n}{p}$ ) and the sorting was defined previously in 6.19. So $T_{p}$ is

$$
T_{p}=n+\frac{n}{p}+\frac{12}{7}\left(\frac{n}{p}+1\right)\left(H \frac{n}{p}+1+H_{m+2}\right)+2+\left(\frac{n}{p}+1\right) \frac{37-94}{49(m+2)}
$$

First we compared the theoretical speed-up of the PQ and PPS algorithms for $P$ varying from 2 to 16 (see Figure 6.8). As predicted, the performance of the PPS algorithms start outperforming the Parallel Quicksort algorithms as P increases from 3-4, then it shows clearly that for P>4, the PPS greatly outperformed the PQ algorithm. Figure 6.9 which plots the experimental results given in Tables 6.1, 6.4 and 6.5 of the PQ, PBPS and PRPS algorithms confirm the theoretical results of these algorithms. However, PRPS is faster and more efficient than the PBPS method. This is mainly because of the fact that PRPS creates subsets of nearly equal size than the PBPS algorithm does. Figure 6.10 shows a sample of subset sizes created by the 2 different PPS algorithms when $P=64$ and $n$, the set size, equals to 16 K words.


FIGURE 6.8: THEORETICAL Sp OF THE PQ AND PPS


FIGURE 6.9: EXPERIMENTAL Sp OF THE PQ, PBPS AND PRPS


FIGURE 6.10: SUBSET SIZES CREATED BY PBPS AND PRPS

| p | $\mathrm{T}_{\mathrm{pc}}$ | $\mathrm{T}_{\mathrm{pe}}$ | $\mathrm{S}_{\mathrm{pc}}$ | $\mathrm{S}_{\mathrm{pe}}$ | $\mathrm{E}_{\mathrm{pc}}$ | $\mathrm{E}_{\mathrm{pe}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 6.78 | 6.82 | 1.00 | 1.00 | 1.00 | 1.00 |
| 2 | 4.20 | 4.41 | 1.61 | 1.55 | .81 | .77 |
| 3 | 2.89 | 3.01 | 2.35 | 2.27 | .78 | .76 |
| 4 | 2.26 | 2.35 | 3.00 | 2.90 | .75 | .73 |
| 5 | 1.86 | 1.98 | 3.65 | 3.44 | .73 | .69 |

TABLE 6.4: Experimental performance of the PRPS algorithm $\mathrm{n}=16 \mathrm{~K}, \mathrm{~m}=10$

| P | $\mathrm{T}_{\mathrm{pc}}$ | $\mathrm{T}_{\mathrm{pe}}$ | $\mathrm{S}_{\mathrm{pc}}$ | $\mathrm{S}_{\mathrm{pe}}$ | $\mathrm{E}_{\mathrm{pc}}$ | $\mathrm{E}_{\mathrm{pe}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 6.78 | 6.82 | 1.00 | 1.00 | 1.00 | 1.00 |
| 2 | 4.51 | 4.73 | 1.50 | 1.44 | .75 | .72 |
| 3 | 4.65 | 4.76 | 1.46 | 1.43 | .49 | .48 |
| 4 | 3.37 | 3.42 | 2.01 | 1.99 | .50 | .50 |
| 5 | 3.00 | 3.08 | 2.26 | 2.21 | .45 | .44 |

TABLE 6.5: Experimental performance of the PBPS algorithm $\dot{n}=16 \mathrm{~K}, \mathrm{~m}=10$

### 6.3 PERFORMANCE ANALYSIS WHEN MDP

One of the methods used in efficient parallel algorithms development is load balancing. That is keeping all the processors busy performing some useful work. Load balancing can usually be best achieved by splitting the task into $P$ parallel subtasks of nearly equal execution time. Although all the processors may not complete
execution at the same time, it is hoped that the time between the first and last processor becoming idle is negligible. Failing to do so, results in a poor performance. Some problems naturally divide into $P$ equal subtasks, for example, matrix and vector manipulations. However, there are some types of problems, for example some graph algorithms, which are difficult to balance on a P-MIMD parallel computer system. In this case we notice that one processor takes the whole junk of work leaving the others idle most of the time.

A solution to this problem which sometimes improves the parallel performance of some algorithms is to divide the task into a number of subtasks (M) larger than $P$ and schedule them for execution through the P processors. As number of subtasks increases, their execution time decreases and most importantly the processors are more balanced.

In the following 3 sub-sections we reanalyse the 4 parallel sorting algorithms when $M$, the number of subtasks, is greater than $P$. The words "subsets" and "subtasks" will be used to mean the same thing and $M$ should not be confused with $m$, the size of the largest subset that is sorted using the linear insertion sort algorithm.

### 6.3.1 PARALLEL QUICKSORT ALGORITHM (PQ)

Through parallel partitioning, as in phase 1 of Figure 6.4, M subsets are created, then they are scheduled to be executed by the $P$ processors. Using a sequential version of the Quicksort, each processor sorts ( $\frac{M}{P}$ ) subsets each containing on average $\left(\frac{n}{M}\right)$ elements. If $T_{p}$ is the run-time of the parallel Quicksort algorithm then we have:

$$
T_{p}=t_{1}+\left(\frac{M}{p}\right) \frac{\tilde{t}-\tilde{t}_{1}}{M}
$$

which simplifies to

$$
T_{p}=t_{1}+\frac{\tilde{t}-\tilde{t}_{1}}{p}
$$

where $t_{1}$ is the run-time of the parallel partitioning process up to the point where $M$ subsets are obtained, $\tilde{t}_{1}$ is the run-time of the same above-mentioned process but performed sequentially and $\mathcal{G}$ is the sequential Quicksort run-time. $\tilde{t}$ is exactly the same as defined in 6.3 and $\tilde{t}_{1}$ is the same as defined in 6.9 except that $P$ is substituted by M

$$
\tilde{t}_{1}=(n+1) \log M+2-2 M
$$

$M$ is assumed to be a power of 2 for convenience only.
$t_{1}$ is now calculated. Up to level $\mathrm{J}^{\prime}=$ logP, there are sufficient processors to execute the $2^{j}$ subsets. So the run-time of the parallel partitioning process up $t$ level $j$ ' is

$$
\sum_{i=0}^{j} c_{i}
$$

where $c_{i}$ is the cost of level $i$ (i.e. the cost of partitioning $2^{i}$ subsets in parallel) and is given by,

$$
c_{i}=q_{i}-1
$$

where $q_{i}$ was defined previously in equation 6.6. As $i$ increases from $j$ ' to $j=\operatorname{logM}$, more subsets are created than the available number of processors. Therefore the run-time of the parallel
partition process of 2 P subsets until M subsets are created is,

$$
\sum_{i=j^{\prime}+1}^{j-1}\left(\frac{2^{i}}{P}\right) c_{i}
$$

Every processor has to partition $\left(\frac{2^{i}}{P}\right)$ subsets and $t_{1}$ is the sum of 6.37 and 6.38 , which is,

$$
t_{1}=\sum_{i=0}^{j^{\prime}} c_{i}+\sum_{j^{i+1}}^{j-1}\left(\frac{2^{i}}{P}\right) c_{i}
$$

This is also equal to the following equation after inserting the expression of $c_{i}$, and rearranging the terms of the sum,

$$
\sum_{i=0}^{j^{\prime}} c_{i}=(n+1)\left(2-2^{-j '}\right)-2\left(j^{\prime}+1\right)
$$

Repeating the same operation on 6.38 we get,

$$
\sum_{j^{i}+1}^{j-1}\left(\frac{2^{i}}{P}\right) c_{i}=\left(\frac{n+1}{P}\right)\left(j-j^{\prime}-1\right)-\frac{2}{p}\left(2^{j}-2.2^{j^{\prime}}\right)
$$

Summing up 6.40 and 6.41 we have,

$$
t_{1}=(n+1)\left(\frac{j-j^{\prime}-1}{P}+2-2^{-j^{\prime}}\right)-2\left(\frac{2-2.2 j^{\prime}}{P}+j^{\prime}+1\right)
$$

which is also equal to

$$
t_{1}=(n+1)\left(\frac{1}{P} \log \left(\frac{M}{P}\right)+2-\frac{2}{P}\right)-2\left(\frac{M}{P}+\log P-1\right)
$$

after substituting $\mathrm{j}^{\prime}$ and j by their respective expressions.

From equation 6.35 we get,

$$
T_{p}=t_{1}-\frac{t_{1}}{p}+\frac{n}{P}
$$

where $\frac{\tilde{t}}{p}$ is not a function of M. Now let us further simplify the expression,

$$
\begin{aligned}
t_{1}-\frac{\tilde{t}_{1}}{P}=(n+1) & \left(\frac{1}{P} \log \frac{M}{P}+2-\frac{2}{P}\right)-2\left(\frac{M}{P}+\log P-1\right) \\
& -\left(\frac{(n+1) \log M+2-2 M}{P}\right)
\end{aligned}
$$

The terms in $M$ are eliminated and we get,

$$
t_{1}=\frac{\tilde{t}_{1}}{P}=\frac{1}{P}[(n+1)(2 P-\log P-2)+2 P(1-\log P)-2]
$$

which we let equal to,

$$
t_{1}-\frac{\tilde{t}_{1}}{p}=\frac{1}{p} \Delta t_{1}
$$

So the speed-up of the parallel Quicksort which is not a function of M , is

$$
S_{p}=\frac{\tilde{t}}{T_{p}}=\frac{\tilde{t}}{\frac{\Delta t_{1, ~}, \tilde{t}}{P}}=P \frac{\tilde{t}}{\tilde{t}+\Delta t_{1}}
$$

The efficiency is then,

$$
E_{p}=\frac{S_{p}}{P}=\frac{\tilde{t}}{\tilde{t}+\Delta t_{1}}
$$

The theoretical and experimental results of the Parallel Quicksort when the number of paths is greater than $P$ are listed respectively in Tables 6.6 and 6.7.

| M | P | $S_{p}$ | $E_{p}$ | $\mathrm{PF}_{\mathrm{p}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 1.855 | . 927 | 1.720 |
|  | 3 | 2.551 | . 850 | 2.169 |
|  | 4 | 3.046 | . 762 | 2.320 |
|  | 5 | 3.448 | . 690 | 2.378 |
| 16 | 2 | 1.855 | . 927 | 1.720 |
|  | 3 | 2.594 | . 865 | 2.243 |
|  | 4 | 3.046 | . 762 | 2.320 |
|  | 5 | 3.519 | . 704 | 2.477 |
| 32 | 2 | 1.855 | . 927 | 1.720 |
|  | 3 | 2.638 | . 879 | 2.320 |
|  | 4 | 3.046 | . 762 | 2.320 |
|  | 5 | 3.593 | . 719 | 2.583 |
| 64 | 2 | 1.855 | . 927 | 1.720 |
|  | 3 | 2.684 | . 895 | 2.402 |
|  | 4 | 3.046 | . 762 | 2.320 |
|  | 5 | 3.671 | . 734 | 2.695 |

TABLE 6.6: Theoretical results of the $P Q$ when $M>P$ $\mathrm{n}=16 \mathrm{~K}$ words and $\mathrm{m}=10$

| M | P | $\mathrm{T}_{\mathrm{p}}$ | $S_{p}$ | $\mathrm{E}_{\mathrm{p}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 3.94 | 1.73 | . 86 |
|  | 3 | 3.57 | 1.90 | . 63 |
|  | 4 | 3.50 | 1.94 | . 49 |
|  | 5 | 3.54 | 1.92 | . 38 |
| 16 | 2 | 3.89 | 1.75 | . 87 |
|  | 3 | 3.00 | 2.27 | . 76 |
|  | 4 | 2.59 | 2.63 | . 66 |
|  | 5 | 2.60 | 2.62 | . 52 |
| 32 | 2 | 3.95 | 1.72 | . 86 |
|  | 3 | 2.99 | 2.27 | . 76 |
|  | 4 | 2.65 | 2.57 | . 64 |
|  | 5 | 2.66 | 2.56 | . 51 |
| 64 | 2 | 3.86 | 1.76 | . 88 |
|  | 3 | 2.99 | 2.27 | . 76 |
|  | 4 | 2.53 | 2.69 | . 67 |
|  | 5 | 2.39 | 2.85 | . 57 |
| 128 | 2 | 3.92 | 1.73 | . 87 |
|  | 3 | 2.97 | 2.29 | . 76 |
|  | 4 | 2.58 | 2.64 | . 66 |
|  | 5 | 2.34 | 2.91 | . 58 |
| 256 | 2 | 3.96 | 1.72 | . 86 |
|  | 3 | 3.10 | 2.19 | . 73 |
|  | 4 | 2.65 | 2.57 | . 64 |
|  | 5 | 2.40 | 2.83 | . 57 |

TABLE 6.7: Experimental performance of the PQ when M P $\mathrm{n}=16 \mathrm{Kwords}$ and $\mathrm{m}=10$

The experimental performance increases as $M$ increases. It starts decreasing for $M=256$ and upwards. This shows that the parallel control overheads become significant as M increases from 256. The theoretical shows a constant increase in the Parallel Quicksort performance as M increases.

### 6.3.2 PARALIEL QUICKSORT-MERGE ALGORITHM (PGM)

The original set is divided into $M$ subsets, each containing $\left(\frac{n}{M}\right)$ elements. Each processor sorts $\left(\frac{M}{P}\right)$ subsets and $T_{P S}$ the parallel runtime for sorting these subsets on a p-MIMD multiprocessor system is equal to $\left(\frac{M}{P}\right)$ times ( $t_{s}$ ) the sequential run-time of the Quicksort algorithm to sort a set of length $\left(\frac{\mathrm{n}}{\mathrm{M}}\right)$ and it is given by,

$$
T_{P S}=\frac{1}{P}\left[\frac{12}{7}(n+p)\left(H_{\frac{n}{M}+1}-H_{m+2}\right)+2 M+(n+p) \frac{37 m-94}{49(m+2)}\right]
$$

The analysis of the merging process is similar to that used in Section 6.2.3. For the purpose of this analysis we assume $P$ and $M$ power of 2 and we define the following quantities:
$s_{1}$ : number of subsets at level $i$ if the merging process
$q_{i}$ : average subset length at level i
$c_{i}$ : cost of merging 2 neighbouring subsets at level i.

It is obvious that there is a set at level 0 containing $n$ elements, and the final merging (at level 1) of the 2 subsets of size $\frac{n}{2}$ each is performed after n-1 key comparisons. Therefore we have as initial conditions,

$$
\begin{aligned}
& s_{0}=1 \\
& q_{0}=n \\
& c_{1}=n-1
\end{aligned}
$$

We noticed that as the level number increases by one, the number of subsets is doubled and the average subset length is halved,

$$
\begin{align*}
& s_{i+1}=2 s_{i}, \quad 1 \leqslant i \leqslant j, \quad j=\log p \\
& q_{i+1}=q_{i} / 2, \quad 1 \leqslant i \leqslant j
\end{align*}
$$

By using the recurrence theorem we derive the general terms of $q_{i}$ and $s_{i}$

$$
\begin{align*}
& q_{i}=\frac{n}{2^{i}}, \quad i=0, j \\
& s_{i}=2^{i}, \quad i=0, j
\end{align*}
$$

The run-time of merging 2 sorted subsets at level is

$$
c_{i}=2 q_{i}-1
$$

and it is also equal to the next expression when $q_{i}$ is replaced by its value from equation 6.52

$$
c_{i}=2 \frac{n}{2^{i}}-1
$$

Table 6.8 below summarises the variations of the quantities $s_{i}, q_{i}$ and $c_{i}$ when $i$ varies from 0 to $j$,

| $\begin{gathered} \text { Level } \\ i \end{gathered}$ | No. of Subsets $s_{i}$ | Size of Subset $q_{i}$ | Run-time of a Merge, $c_{i}$ |
| :---: | :---: | :---: | :---: |
| j | $2^{j}=M$ | $\frac{M}{2^{j}}=\frac{\pi}{M}$ | $2 \frac{\mathrm{n}}{\mathrm{M}}-1$ |
| $j^{\prime}+1$ | $2^{j^{\prime}+1}=2 \mathrm{P}$ | $\frac{n}{2^{2^{j+1}}}=\frac{n}{2 P}$ | $2 \frac{n}{p}-1$ |
| : | - |  | - |
| 1 | 2 | $\frac{\mathrm{n}}{2}$ | n-1 |
| 0 | 1 | n | No merging |

TABLE 6.8

From Table 6.8 we distinguish two stages depending on the number of active processons since the number of merging paths varies by twofold: (a) when $P$ (or less) processors are used. This stage corresponds to level $i$, ( $1 \leqslant i \leqslant j^{\prime}+1$ ), and (b) when the number of merging paths exceeds $P$ and this is for levels $i\left(j^{\prime}+2 \leqslant i \leqslant j\right)$.

The merging phase (a) has a run-time equal to,

$$
t_{a}=\sum_{i=1}^{j+1} c_{i}
$$

which is also equal to,

$$
t_{a}=n\left(2-2^{-j^{\prime}}\right)-\left(j^{\prime}+1\right)
$$

At any level $i$ of stage (b), every processor performs ( $s_{i} / 2 P$ ) merging paths and $t_{b}$, the run-time of stage (b) is expressed as,

$$
t_{b}=\sum_{i=j^{\prime}+2}^{j}\left(\frac{s_{i}}{2 P}\right) c_{i}
$$

which is also equivalent to,

$$
t_{b}=\frac{n}{p}\left(j-j^{\prime}-1\right)-\frac{1}{p}\left(2^{j}-2.2^{j^{\prime}}\right)
$$

The cost of the parallel merging algorithm is then,

$$
\mathrm{T}_{\mathrm{PM}}=\mathrm{t}_{\mathrm{a}}+\mathrm{t}_{\mathrm{b}}
$$

which is equal to

$$
T_{P M}=\frac{n}{p}\left(j-j^{\prime}-1\right)+n\left(2-\frac{1}{p}\right)-\left(j^{\prime}+1\right)-\frac{1}{p}\left(2^{j}-2 P\right)
$$

After substituting $j$ and $j$ by their values we obtain

$$
T_{P M}=\frac{1}{P}\left[n \log \frac{M}{P}+2 n(P-1)+P(1-\log P)-M\right] \quad 6.60
$$

$\mathrm{T}_{\mathrm{p}}$, the run-time of the parallel Quicksort merge is given as the sum of 6.49 and 6.60

$$
T_{p}=\frac{1}{\mathrm{P}}\left[\frac { 1 2 } { 7 } ( \mathrm { n } + \mathrm { p } ) \left(\mathrm{H}_{\frac{\mathrm{n}}{}}^{\mathrm{m}^{2}}-\mathrm{H}_{\mathrm{m}+2}+2 \mathrm{M}+(\mathrm{n}+\mathrm{p}) \frac{37 \mathrm{~m}-94}{49(\mathrm{~m}+2)}+\mathrm{nlog} \frac{\mathrm{M}}{\mathrm{P}}\right.\right.
$$

$$
+2 n(P-1)+P(1-\log P)-M]
$$

which is simplified as,

$$
\begin{align*}
T_{p}= & \frac{1}{P}\left[n \quad\left\{\frac{12}{7}\left(H_{\frac{n}{M}}-H_{m+2}\right)+\log \frac{M}{\mathrm{P}}+\frac{37 m-94}{49(m+2)}\right\}\right. \\
& \left.+p\left\{\frac{12}{7}\left(\frac{H_{n}}{\mathrm{n}_{+1}}-H_{m+2}\right)+\mathrm{p}-\frac{12 m=192}{49(m+2)}\right\}+M\right]
\end{align*}
$$

Tables 6.9 and 6.10 report respectively the theoretical and experimental performance of the Parallel Quicksort merge algorithm.

| M | P | $\mathrm{T}_{\mathrm{p}}$ | $S_{p}$ | $E_{p}$ |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 5.27 | 1.29 | . 65 |
|  | 3 | 4.53 | 1.50 | . 50 |
|  | 4 | 3.60 | 1.89 | . 47 |
|  | 5 | 3.62 | 1.88 | . 38 |
| 16 | 2 | 5.59 | 1.22 | . 61 |
|  | 3 | 4.78 | 1.42 | . 47 |
|  | 4 | 3.72 | 1.83 | . 46 |
|  | 5 | 3.65 | 1.86 | . 37 |
| 32 | 2 | 5.92 | 1.15 | . 57 |
|  | 3 | 4.91 | 1.38 | . 46 |
|  | 4 | 3.92 | 1.73 | . 43 |
|  | 5 | 3.77 | 1.80 | . 36 |
| 64 | 2 | 6.29 | 1.08 | . 54 |
|  | 3 | 5.07 | 1.34 | . 45 |
|  | 4 | 4.12 | 1.65 | . 41 |
|  | 5 | 3.87 | 1.76 | . 35 |

TABLE 6.9: Experimental results of the PQM algorithm when $n=16 K$, $\mathrm{m}=10$ and n paths $=\mathrm{M}>\mathrm{P}$

| M | P | $S_{p}$ | $\mathrm{E}_{\mathrm{p}}$ | $\mathrm{PF}_{\mathrm{p}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 1.786 | . 893 | 1.595 |
|  | 3 | 2.504 | . 835 | 2.090 |
|  | 4 | 2.953 | . 738 | 2.180 |
|  | 5 | 3.489 | . 698 | 2.435 |
| 16 | 2 | 1.810 | . 905 | 1.637 |
|  | 3 | 2.535 | . 845 | 2.142 |
|  | 4 | 2.985 | . 746 | 2.227 |
|  | 5 | 3.525 | . 705 | 2.485 |
| 32 | 2 | 1.834 | . 917 | 1.681 |
|  | 3 | 2.566 | . 855 | 2.195 |
|  | 4 | 3.017 | . 754 | 2.276 |
|  | 5 | 3.562 | . 712 | 2.537 |
| 64 | 2 | 1.858 | . 929 | 1.726 |
|  | 3 | 2.598 | . 866 | 2.250 |
|  | 4 | 3.050 | . 763 | 2.326 |
|  | 5 | 3.598 | . 720 | 2.589 |

TABLE 6.10: Theoretical results of the PQM when M>P. $\mathrm{n}=16 \mathrm{~K}$ words and $m=10$

From Table 6.9 we see that the efficiency slightly decreases as M increases. This is reflected also in the theoretical results as shown in Table 6.10. However, it is better to use the straight Parallel Quicsokrt since merging degrades considerably the increased performance gained during sorting.

### 6.3.3 PARALLEL PARTITIONED SORTING ALGORITHMS (PPS)

We observed in Section 6.2.4 that the parallel run-time of the PPS algorithms, $T_{p}$, is the sum of two run-times $T_{P S}$ and $T_{P W}$. Let us first consider the run-time for the parallel partitioning and sorting phase $T_{P S} \cdot \frac{M}{P}$ subsets, each containing $\left(\frac{n}{M}\right)$ elements are sorted by every processor. Therefore $T_{P S}$ is

$$
T_{P S}=n \frac{M}{P}+\frac{M}{P} t_{S}
$$

where $t_{s}$ is the run-time for the sequential Quicksort to sort a subset of length $\left(\frac{n}{M}\right)$. The quantity $n \frac{M}{P}$ reflects the fact that every processor accesses every element of the set $S_{n}$ exactiy $\frac{M}{p}$ times when picking-up elements. $\mathrm{T}_{\mathrm{PS}}$ is then

$$
T_{P S}=n \frac{M}{P}+\frac{12}{7}\left(\frac{n}{M}+1\right)\left(H_{\frac{n}{M}}+1-H_{m+2}\right)+2 \frac{M}{P}+\left(\frac{n}{M}+1\right) \frac{37 m-94}{49(m+2)} 6.64
$$

If each of the processors writes ( $\frac{M}{P}$ ) subsets to an auxiliary shared array before the final transfer to the original array, then,

$$
T_{P W}=\frac{M}{P} \times \frac{n}{M}+\frac{n}{P}=2 \frac{n}{P}
$$

The experimental runs of the 2 PPS show a very poor performance as $M$ increases (see Tables 6.11 and 6.12). This is explained by the amount of synchronization and data transfer, since they are of order $\left(\frac{M}{P}\right)$. As a suggestion to improve the performance of these PPS algorithms it is better to use for every path a local array to store and sort the $M$ subsets. This only reduces the synchronization mechanism by half but not the data transfer. However, the 2 PPS performed very well when the task was split into exactly $P$ subsets.

This improved performance was not achieved by the parallel Quicksort algorithm even for $M$ as large as 256.

| M | P | $\mathrm{T}_{\mathrm{pc}}$ | $\mathrm{T}_{\mathrm{pe}}$ | $S_{p c}$ | $S_{\text {pe }}$ | $\mathrm{E}_{\mathrm{pc}}$ | $\mathrm{E}_{\mathrm{pe}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 6.52 | 6.69 | 1.04 | 1.02 | . 52 | . 51 |
|  | 4 | 4.71 | 4.76 | 1.44 | 1.43 | . 36 | . 36 |
| 16 | 2 | 8.13 | 8.22 | . 83 | . 83 | . 42 | . 41 |
|  | 4 | 4.95 | 5.01 | 1.37 | 1.36 | . 34 | . 34 |
| 32 | 2 | 11.21 | 11.46 | . 60 | . 59 | . 30 | . 30 |
|  | 4 | 6.06 | 6.17 | 1.12 | 1.10 | . 28 | . 28 |
| 64 | 2 | 18.67 | 19.00 | . 36 | . 36 | . 18 | . 18 |
|  | 4 | 10.19 | 10.37 | . 67 | . 66 | . 17 | . 16 |

TABLE 6.11: Experimental results of the PBPS algorithm when $n=$ $16 \mathrm{~K}, \mathrm{~m}=10$ and n paths $=\mathrm{M}>\mathrm{P}$

| M | P | ${ }^{T} \mathrm{pc}$ | Tpe | $S_{p c}$ | $S_{\text {pe }}$ | $\mathrm{E}_{\mathrm{pc}}$ | $\mathrm{E}_{\mathrm{pe}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 5.02 | 5.15 | 1.35 | 1.32 | . 68 | . 66 |
|  | 4 | 2.58 | 2.72 | 2.63 | 2.50 | . 66 | . 63 |
| 16 | 2 | 6.57 | 6.73 | 1.03 | 1.01 | . 52 | . 51 |
|  | 4 | 3.38 | 3.51 | 2.01 | 1.94 | . 50 | . 48 |
| 32 | 2 | 10.17 | 10.35 | . 67 | . 66 | . 33 | . 33 |
|  | 4 | 5.20 | 5.27 | 1.30 | 1.29 | . 33 | . 32 |
| 64 | 2 | 17.54 | 17.90 | . 39 | . 38 | . 19 | . 19 |
|  | 4 | 8.85 | 9.01 | . 77 | . 75 | . 19 | . 19 |

TABLE 6.12: Experimental results of the PRPS algorithm when $n=$ $16 \mathrm{~K}, \mathrm{~m}=10$ and n paths $=\mathrm{M}>\mathrm{P}$

### 6.4 CONCLUSIONS

In this Chapter, we presented two new parallel sorting algorithms, the Bounded-Partitioned and Range-Partitioned Sorting algorithms. Unlike the Parallel Quicksort algorithm, the two new methods have the potential of partitioning in parallel the original set, $S_{n^{\prime}}$ into $P$ independent subsets of nearly equal lengths and which can be sorted by $P$ asynchronous processors. A fourth algorithm, the Parallel Quicksort-Merge was also considired but only as a comparable alternative to the parallel Quicksort algorithm.

The performance analysis which is based on counting the number of key comparisons was presented for all four parallel algorithms and for two different situations depending on whether or not the number of parallel paths (or subsets) exceeds the number of available processors P. The theoretical analysis showed, as anticipated, that the parallel Quicksort and the Parallel Quicksort-Merge have equal performance, whereas the Parallel Partitioned Sorting algorithms outperformed the Parallel Quicksort algorithm for M=P.

The validation of the theoretical analysis was supported by a series of experiments performed on the Sequent Balance $8000^{T M}$. A set of $n$ randomly generated elements ( $n=16 \mathrm{~K}$ words) was selected to be sorted by the four different algorithms. Two performance measures, $S_{p}$, the speed-up ratio and, $E_{p}$, the efficiency factor were selected as a means for comparing the performance of the Parallel Sorting algorithms.

The experimental results which are in close agreement with the theroetical results are also included in tabular or graphical form.

Chapter 7

## A VLSI SOFT-SYSTOLIC IMPLEMENTATION OF A STRING PATTERN MATCHER AND ITS VARIANTS

### 7.1 INIRODUCIION TO THE VLSI TECHNOLOGY PARADIGM

Recently we have witnessed a rapid growth of computing technology that has followed the invention of transistors in the late 1940's. (The first transistor was invented in 1948 at the Bell Telephone Laboratories) and integrated circuits in the late 1960's. Through developments in transistors, new families of small computers (i.e. minicomputers) began to emerge on the market. As a result, thousands of transistor elements were assembled on minute chips of silion. The race for smaller and faster computing machines has developed ever since. A mainframe computer built using the original thermionic valves had weighed more than thirty tons and required a room of $60 \times 25$ feet square to hold it; a computer of superior capability could, by 1971, be accommodated on a sliver of silicon.

The migration of IC to Large Scale Integration (LSI) technology allowed tens of thousands of electronic components to fit on a single chip. Following the rapid advances in LSI technology, the Very Large Scale Integration (VLSI) circuits have been developed with which enormously complex digital electronic systems can be fabricated on a single chip of silicon, one-tenth the size of a postage stamp. In fact, it is foreseen that the number of components that a VLSI chip could accommodate would be increased by a multiplier factor of ten to one hundred in the next two decades [Mead, 1980]. Devices which once required many complex components can now be built with just a few VLSI chips, reducing the difficulties in reliability, performance and heat dissipation that arise from standard SSI and MSI components [Kung, 1979].

As computer applications still require faster and more powerful computer architectures than those currently available and as we are migrating from the information processing era towards "knowledge" based systems which characterise the projected fifth generation of computers, the research in computer technology has been widened more than ever before. H.T. Kung was the first to realise that the rapidly developing chip industry together with automata theory could be the key success to constructing fast, highly parallel computer structures at low cost. Until the advent of VLSI, the development of parallel computers with a large number of processors had been limited by the unaffordable high costs of manufacture. Existing machines had been improved by tinkering with the traditional VonNewmann architecture, for instance cycle stealing, direct memory access (DMA), and pipelining of fetch and execute operations. As such, parallel machines were confined only to research purposes or military operations.

The development of new manufacturing techniques for fabrication of small, dense and inexpensive semi-conductor chips created a unique circumstance in the computer industry. With the use of VLSI in circuits, size and cost of processing elements and memory was considerably reduced and it became feasible to combine the principles of automation theory with the pipeline concepts. The combination was especially attractive since device manufacture cost remained constant relative to circuit complexity, with most time and money invested in design and testing.

In relation with what was said above, approaches to device designs have progressed so significantly to the point that hardware design now relies heavily on software techniques, i.e. special rules for circuit layout and high level design languages (e.g. Geometry
languages, Stick languages, Register Transfer languages, etc) [Mead 1981]. In fact, some of these languages offer the powerful chip fabrication capability directly from a design they express.

Illustrative of this trend is the term silicon compiler utilised by hardware designers to refer to computer-aided design systems currently under development. Analogous to a conventional software compiler, the silicon compiler will convert linguistic representations of hardware components into machine code, which can be stored and subsequently utilized in computer-assisted fabrication.

The actual implementation of such designs requires a highly sophisticated manufacturing technology, found in silicon wafer fabrication. Such a technology exhibits the most powerful attribute which is its pattern independency. In other words, there is a clear distinction between the processing performed during wafer fabrication, and the design effort that creates the patterns to be implemented. This distinction requires a precise specification to the designer of the processing line capabilities. The specification usually takes the form of a set of permissible geometries that may be utilised by the designer with the knowledge that they are within the resolution of the process itself and that they do not violate the device physics required for the proper operation of transistors and interconnections formed by the process. When reduced to their simplest form, such geometrical restrictions are called design rules. These constraints are of the form of minimum allowable values for certain widths, separations, extensions and overlaps of geometrical objects, patterned in various system levels (see Mead and Conway [Mead 1980]).

Without going into any further details of the design rules, we must mention a characteristic and fundamental fact concerning the progressive miniaturisation of the minimum distance, within which one can expect what is deposited on the wafer actually to appear in the design of integrated circuits. This is that all dimensions in designs are specified not in absolute sizes, but in terms of multiples of an elementary distance parameter, the so called lengthunit ( $\lambda$ ). This parameter is, approximately, the maximum amount of 'accidental' displacement that we can expect when we deposit a feature on the wafer. In the early 1980s, $\lambda$ was usually considered to be about $2 \mu \mathrm{~m}$ (i.e. micron).

Now if we try to sketch a complex automata arrangement one is immediately confined to the two dimensional (2D) plane defined by sheets of paper. In fact VLSI is achieved in a similar manner by a combination of circuit designs with high resolution photolithographic (or the newer X-ray photography) techniques, where it is convenient to place wires on rectangular grids, and limit the number of parallel layers of semi-conductors material containing wires and circuit elements. Hence, the problem of collapsing a three dimensional (3D) graph structure onto a 2 D plane or chip, is simplified if the graph is as close to 2D as possible*. Furthermore, an 'almost' planar graph based circuit is easier to design if it is modular - i.e. composed of many replicatable components, and consequently reduces overall production time as only a single or a few cells must be designed.

However, VLSI presents some problems, as the size of wires and transistors approach the limits of photolithographic resolution, for

[^14]it becomes literally impossible to achieve further miniaturisation and actual circuit area becomes a key issue. In addition, the chip area is also limited in order to maintain high chip yield and the number of pins (through which the chip communicates with the outside world) is limited by the finite size of the chip perimeter. These restrictions form the basis of the VLSI paradigm.

For a newly developed technology or product to survive in a highly competitive industry there must be sufficient demand for it. The emergence and subsequent success of VLSI oriented computing systems is not due only to H.T. Kung's foresight but also to the timing. At the same time Kung revealed the systolic concept, the idea of using VLSI for'signal processing was the major focus of attention in governmental, industrial and university research establishments.

### 7.2 FUNDAMENIAL ARCHITECIURAL CONCEPTS IN DESIGNING SPECTAL PURPOSE VISI COMPUIING STRUCIURES

High-performance special-purpose VLSI oriented computer systems are typically used to meet specific applications, or to off-load computations that are especially taxing to general-purpose computers. However since most of these systems are built on an ad hoc basis for specific tasks, methodological work in this area is rare. In an attempt to assist in correcting this ad hoc approach, some general design concepts will be discussed, while in the following paragraph the particular concept of systolic and wavefront array architectures, two general methodologies for mapping highlevel computation problems into hardware cellular structures, will be introduced.

The problem of embedding a network of processors and memories into a set of VLSI chips is similar to that of embedding graphs, whose nodes are computers, or gates, onto grids so as to minimise area. Most of the researchers exploring this problem usually make certain assumptions; for example, they assume that wires run and devices are oriented in only horizontal and vertical directions, everything is embedded on a square grid, all device nodes are at the same layer.

The computational power of a chip is often measured by the number of transistors it contains. However, this is quite a misleading approach for the organisation of a chip's circuitry has a very strong effect. In general, regular chip designs make more efficient utilisation of silicon area, which is a more natural measurement factor for the circuit size than the number of transistors. Such designs utilise less area for the wiring amongst transistors, leaving more space for the transistors themselves.

From the memory capacity point of view, the number of bits has been quadrupling every few years; in the mid-1970s technology passed through the era of $1 \mathrm{~K}, 4 \mathrm{~K}$ and 16 K bits memory chips. In 1981 the memory size was expanded to 32 K bits and a 64 K bit is predicted.

Particularly for the design of special-purpose VLSI oriented computer machines, cost effectiveness has always been a major concern; their fabricatrion must be low enough to justify their specialised, and consequently, limited applicability. Cost can be distinguished in non-recurring design and recurring part costs. Any fall of the latter's cost is equally applied for the merit of both special-purpose and general-purpose computer systems. Furthermore, this cost is even less significant than the design cost, since the
production of special-purpose computer systems in large quantities is quite a rare phenomenon. Hence, conclusively, the design of such a system should be relatively small for it to become more attractive compared to a general-purpose computer and this can be achieved by the utilisation of appropriate architectures. More specifically, if the decomposition of a structure into a few types of simple substructures which are repetitively utilised with simple and regular interfaces is feasible, then significant savings are most likely to be achieved.

In addition, special-purpose computer systems based on simple and regular designs are likely to be modular and consequently adjustable to various performance goals - i.e. system costs may be made analogous to the performance required. This fact reveals that achieving the architectural challenge for simple and regular design, yields cost-effective special-purpose computer systems.

Since such VLSI computing structures can function as peripheral devices, attached to a conventional host computer, receiving data and control signals and outputting results, a computation rate, which will balance the available I/O bandwidth with the host, is the ultimate performance goal of a special-purpose computer system. Therefore the likely modular attribute of such a concept is highly necessary, since it allows the flexibility of the structure to match a variety of I/O bandwidths; and since an accurate a priori estimate of available I/O bandwidths in complex systems is often possible.

However this problem becomes especially severe when a very large computation is performed on a relatively small special-purpose computer system. In this case the computation must be decomposed.


#### Abstract

In fact one of the major challenging research items becomes the development of algorithms that could be mapped into and executed efficiently by a special-purpose computer system. This implies that algorithms should decompose into modules, that map compactly into one VLSI chip (or a module of chips), and modules should be interconnected in an efficient manner. These algorithms must support high degrees of concurrency and employ a simple, regular data and control flow to enable an efficient implementation.


To conclude we mention that special-purpose VLSI oriented computing structures can be either a single chip, built from a replication of simple cells, or a system built from identical chips, or even a combination of these two approaches. Figure 7.1 summarises the principle stages and tasks interdependencies involved in the design of a VSLI chip (see Foster and Kung's paper, [Foster 1980]). In fact in the environment of VLSI systems design, the boundary between software and hardware has become increasingly vague.

### 7.2.1 SYSTOLIC ARRAYS

The concept of systolic architectures, pioneered by H.T. Kung, which has been successfully shown to be suitable for VLSI implementation is basically a general methodology of directly mapping algorithms onto an array of processor elements. It is especially amenable to a special class of algorithms, taking advantage of their regular, localised data flow.

The word 'systole' was borrowed from physiologists who used it to describe the rhythmically recurrent contraction of the heart and arteries which pulse blood through the body. By analogy, the function of a cell in a systolic computing system is to ensure that

FIGURE 7.1: THE DESIGN STAGES OF A SPECIAL-PURPOSE VLSI CHIP

data and control are pumped in and out to a regular pulse, while performing some short computation [Kung 1978].

A systolic array is a network of processing elements, usually arranged in a regular pattem and locally linked by communication channels. Operands are pumped through the array to a regular pulse. Everything is planned in advance so that all inputs to a cell arrive at just the right time before they are consumed. Intermediate results are passed on immediately to become the inputs for further cells. A steady stream flows at one end of the array which is said to consume data and produce results on the 'fly'. For instance, by locally connecting a few basic cells, almost known as Inner Product Steps - 'IPS' - each performing the operation $\mathbf{C = C + A x B - l e a d s ~ t o ~ a ~ f u n d a m e n t a l ~ n e t w o r k ~ c a p a b l e ~ o f ~ p e r f o r m i n g ~}$ computation-intensive algorithms, such as digital filtering, matrix multiplication, and other related problems (see Table 4.1 for a more comprehensive list of potential systolic applications).

The systolic array systems feature the important properties of modularity, regularity, local interconnection, a high degree of pipelining and highly synchronised multiprocessing. Such features are particularly more interesting in the implementation of computebound algorithms, rather than Input/Output - 'I/O' - bound computations. In a compute-bound algorithm, the number of computing operations is larger than the total number of $1 / O$ elements, otherwise the problem is termed I/O-bound. Illustrative of these concepts are the following matrix-matrix multiplication and addition examples. An ordinary algorithm, for the former, represents a compute-bound task, since every entry in the matrix is multiplied by all the entries in some row or column of the other matrix - i.e. $O\left(n^{3}\right)$ multiply-add steps, but only $O\left(n^{2}\right)$ I/O elements. The addition

| 'SYSTOLIC' PROCESSOR |  |
| :---: | :---: |
| Array STructure | Problem Cases |
| 1-D linear arrays | : FIR-filter, convolution, 'Discrete |
|  | Fourier Transform' - DFT , matrix-vector |
|  | multiplication, recurrence evaluation, |
|  | solution of triangular linear systems, |
|  | carry pipelining, Cartesian product, odd- |
|  | even transposition sort, real-time |
|  | priority queue, pipeline arithmetic units. |
| 2-D square arrays | : Dynamic programming for optimal parenthe- |
|  | sization, image processing, pattern |
|  | matching, numerical relaxation, graph |
|  | algorithms involving adjacency matrices. |
| $2-D$ hexagonal arrays | : Matrix problems (matrix multiplication, |
|  | LU-decomposition by Gaussian elimination |
|  | without pivoting, $Q$ R-factorization), |
|  | transitive closure, relational database |
|  | operations, DFT. |
| Trees | : Searching algorithms (queries on nearest |
|  | neighbour, rank, etc., systolic search |
|  | tree), recurrence evaluation. |
| Triangular arrays | : Inversion of triangular matrix, formal |
|  | language recognition. |

TABLE 7.1: THE POTENTIAL UTILIZATION OF 'SYSTOLIC' ARRAY CONFIGURATIONS
of two matrices, on the other hand, is an I/O bound task, since the total number of adds is not larger than the total number of I/O operations - i.e. $O\left(n^{2}\right)$ add steps and $O\left(n^{2}\right)$ I/O elements.

It is apparent that any attempt to speed-up an I/O-bound computation must rely on an increase in memory bandwidth (the so-called 'Von Neumann' bottlenecks). Memory bandwidths can be increased by the utilisation of either fast components, which may be quite expensive, or interleaved memories, which may create complex memory management problems. However, the speed-up of a compute-bound computation may often be achieved in a relatively simple and inexpensive manner, that is by the systolic architectural approach.

The fundamental principle of a systolic architecture, a systollc array in particular, is illustrated in Figure 7.2. By replacing a single processing element with an array of PEs, a higher computation throughput can be achieved without increasing memory bandwidth. This is apparent if we assume that the clock period of each PE is 100 ns ; then the conventional memory-processor organisation (a) has at most 5 MOPS performance, while with the same clock rate, the systolic array (b) will result in a possible 35 MOPS performance.

Finally this approach of utilising each input data item a number of times, thus achieving a high computation throughput with only a modest memory bandwidth, is just one of the advantages of the systolic concept. Other equally significant criteria and advantages include modular expansibility, utilisation of simple, uniform cells, extensive concurrency and fast response time.

However, one problem associated with systolic array systems, is that the data and control movements are controlled by global timing-
reference beats. In order to synchronise the cells, extra delays are often used to ensure correct timing. More critically, the burden of having to synchronise the entire network will eventually become intolerable for very large or ultra large scale arrays.

a) The Conventional organization

b) A Systolic Processor Array

FIGURE 7.2: SYSTOLIC DESIGN PRINCIPLE

### 7.2.2 WAVEFRONT ARRAYS

A solution to the above mentioned problems, as suggested by S.Y. Kung [Kung 1985], is to take advantage of the data and control flow locality, inherently possessed by most algorithms. This permits a
data-driven, self-timed approach to array processing. Conceptually, such an approach substitutes the requirement of correct 'timing' by correct 'sequencing'. This concept is used extensively in data flow computers and wavefront arrays.

Basically the derivation of a wavefront process consists of the three following steps:
a) the algorithms are expressed in terms of a sequence of recursions;
b) each of the above recursions is mapped to a corresponding computation wavefront; and
c) the wavefronts are successively pipelined through the processor array.

Based on this approach, S.Y. Kung introduced the Wavefront Array Processor (WAP) which consists of an NxN processing element with regular connection structure, a program store and memory buffering modules as illustrated in Figure 7.3. The processor grid acts as a wave propagating medium using handshaking protocols.

Each processor performs a limited number of computations and is controlled by a program loaded in the program store. Data is stored in memory modules around the boundary and extra time must be allowed to set up a computation. An algorithm is executed by a series of wavefronts moving across the grid with processors computing whenever its data and instructions are available. Processors are assumed to support pipelining of waves and the spacing of waves (T) is determined by the availability of data and the execution of the basic operation. The speed of the wavefront $\Delta$ is equivalent to the data transfer time.

MEMORY MODULES


FIGURE 7.3: THE WAVEFRONT ARRAY PROCESSOR

Summarising, the wavefront approach combines the advantages of data flow machines with both the localities of data flow and control flow inherent in a certain class of algorithms. Since the burden of synchronising the entire array is avoided, a wavefront array is architecturally 'scalable'.

### 7.3 VLSI-ORIENIED ARCHITECIURES

For large applications it may not be feasible to design a single chip implementation of an array, especially when balance between flexibility, efficiency, performance and implementation cost is essential. An alternative approach is to implement basic cells at the board level using a set of 'off-the-shelf' components which are widely available as chip packages from various manufacturers.

Systolic arrays achieve high performance and efficiency by considering only restricted problem classes, at the expense of flexibility and implementation cost. For a more economical solution, arrays must be constructed with many incorporated features so as to handle a large number of systolic algorithms. In this section, we shall briefly review the main contenders of VLSI-oriented computing systems which have received attention to date.

### 7.3.1 THE WARP ARCHTTECIURE

The WARP architecture, one of the most advanced VLSI-oriented systems, was developed at Carnegie Mellon University (CMU) by H.T. Kung and his associates for purely systolic algorithms. Initially, the design began with a preliminary study of different architectures based on general purpose microprocessors which could implement a variety of systolic algorithms efficiently. The study resulted in
the Programmable Systolic Chip (PSC) discussed in [Fisher 1984] and prompted research into cell structures for high performance systolic arrays in a particular area (signal processing).

The WARP architecture is a 1D linear systolic array with data and control flowing in one direction (with input at one end of the array and output at the other). From the preceding discussions we observe that the design allows easy implementation, synchronization by a simple global clock mechanism, minimum input/output requirements and the use of efficient fault tolerance techniques for faults.

The basic WARP cell is constructed from a collection of chips as is illustrated in Figure 7.4, its main characteristics being the pipelining of data and control. Weitek 32-bit floating point multiplier (MPY) and ALU perform operations and can be used in pipeline mode to improve throughput by two level pipelining. The MPY and ALU register files use Weitek register file chips and can compute approximate functions like inverse square root using look-up facilities. The $\mathbf{x , y}$ and addr-files are also register files but this time used to implement delays for synchronising data paths, and can be used as extra registers for book-keeping operations, while the data memory is used to reduce the input/output bandwidth by implementing tables of data and storing intermediate results, it can also be used to implement multiple cells on the same processor and hence 2D arrays. The crossbar and input multiplexors (muxes) provide communication between the individual elements and can be reconfigured by control signals. The muxes permit two-directional data flow and ring set-ups. A ten-cell prototype has been built at CMU and tested on a number of example arrays discussed in H.T. Kung, [Kung 1984a].


FIGURE 7.4: DATA PATHS FOR THE WARP CELL

### 7.3.2 THE CHIP ARCHITECIURE

In order to derive a more flexible VLSI-oriented computing system than the special-purpose computers, where the same handware would be used to solve several different problems, L. Snyder suggested the design of the Configurable, Highly Parallel architecture - 'CHiP' [Snyder, 1982] based on the configurability principle. Conceptually, the CHiP represents a family of systems, each built out of three major components: a set of processing elements (PEs), a switch lattice and a controllec.

The lattice, the most important component of a CHiP, is a 2D structure of programmable switches connected by data paths. PEs are placed at regular intervals. Figure 7.5 shows two examples where squares represent PEs, circles represent switches and lines represent data paths. Note that PEs are not directly connected to each other, but rather are connected to switches.

The processing elements are microprocessors each coupled with several kilo-bytes of RAM used as local storage. Data can be read or written through any of the eight data paths or ports connected to the PE. Generally, the data transfer unit is a word, though the physical data path may be narrower. The PEs operate synchronously and systolically.

Each programmable switch contains a small amount (around 16 words) of local RAM which is used to store instructions (one instruction per every word) called configuration settings. Each configuration setting specifies pairs of data paths to be connected. When executed, each pair which is also known as a crossover level, establishes a direct, static connection across the switch that is


FIGURE 7.5: TWO LATTICE STRUCTURES.
independent of the others. The data paths are bidirectional and fully cuplex, i.e. data movements can take place in either direction simultaneously. Now, executing a configuration settings program causes the specified connections to be established and to persist over time, e.g. over the execution of an entire algorithm.

The processing elements can be connected together to form a particular structure by directly configuring the lattice. That is, the programmer sets each switch such that collectively they implement the desired processor interconnection graph. Figure 7.6 illustrates three examples of how the lattice of Figure 7.5(a) might be configured to implement some commonly used interconnection schemes.

(a) Binary tree

(b) Systolic array

(c) Four-neighbour network

In addition to the lattice, a controller is also provided, and is responsible for loading programs and configuration settings into PE and switch memories respectively. This task is performed through an additional data path network, called 'skeleton'.

From the functional point of view, CHiP processing starts with the controller broadcasting a command to all switches to invoke a particular configuration setting; for example to implement a mesh pattern. The established configuration remains during the execution of a particular phase of an algorithm. When a new phase of processing, requiring different configuration settings, is to begin, the controller broadcasts a command to all switches so that they invoke the new configuration setting; for example, a structure implementing a tree. With the lattice thus restructured, the PEs resume processing, having taken only a single logical step in reconfiguring the structure.

In conclusion, the CHip computer which is a highly parallel computing system, providing a programmable interconnection structure integrated with the processor elements, is well suited for VLSI implementation. Its main objective is to provide the flexibility needed in order to solve general problems while retaining the benefits of regularity and locality.

### 7.3.3 INMOS TRANSPUTERS AND OCCAM

A third possibility is the INMOS transputer, a single chip microprocessor containing a memory, processor and communication links for connection to other transputers, which provides direct
hardware support for the parallel language OCCAM*. The structure of a transputer is given in Figure 7.7.

The transputer and OCCAM were designed in conjunction and all transputers include special instructions and hardware which provide optimal implementations of the OCCAM model of concurrency and communication. Different types of transputers can have different instruction sets depending on the required balance between cost, performance, internal concurrency and hardware, without altering the users view of OCCAM. Hence the transputer is a Reduced Instruction Set Computer (RISC).

The processor contains a scheduler which enables any number of processes to run on a single transputer sharing processor time, while each link provides two unidirectional channels for point to point communication synchronised by a handshaking protocol. Communication on any link can occur concurrently with communication on other links and with program execution.

OCCAM itself is based on communicating sequential processors [Hoare 1978] where parallel activities are viewed as black boxes with internal states, called processes, and which communicate with each other using a one-way channel. Communication is achieved by sending a message down a channel between two processes; one process sends a message and the other reads it from the channel.

[^15]

FIGURE 7.7: TRANSPUTER ARCHITECTURE

As every transputer implements OCCAM, an OCCAM program can be executed on a single transputer or a network of transputers. In the former case, parallel processes share the processor time and channel communication is simulated by moving data in memory. For a transputer network processes are distributed among transputers and channels allocated to links.

The main characteristic of the OCCAM language is its simplicity which makes it an appealing prospect for proving the correctness of processes. It has fewer than thirty keywords, and only a small number of constructors. Although each process uses destructive assignments, the use of channels for interprocess communication makes it entirely consistent with data flow and graph reduction computer architectures. OCCAM was designed with computer architectures of this nature in mind, and with a view towards fifth generation applications. Together with the Inmos transputers, it provides a modular hardware/software component of the type which is essential in the construction of highly parallel computer systems. However, its lack of a powerful data structure and its closeness to the hardware, means that OCCAM is likely to be the low-level language of fifth generation systems with applications possibly written in a more abstract language.

### 7.3.4 SIMUATIION OF SYSTOLIC ARRAYS

We use the fact that COCAM programs can be divorced from transputer configurations by using the language as a simulation tool throughout the remainder of this chapter for testing many proposed designs. A brief summary of the OCCAM language is given in Appendix B, together with selected simulated systolic programs. Figure 7.8 indicates the general structure of the programs, where branching indicates parallel execution. The construction of programs follows ideas developed by M.G. Megson [Megson 1984]. Consequently OCCAM programs simulate the formal proofs by replacing I/O descriptions by actual results. Although the simulation does not guarantee correctness it is nevertheless a less time consuming approach which does not result in unsolvable equations. Furthermore, a working OCCAM program


FIGURE 7.8: STRUCTURE OF OCCAM PROGRAM FOR SIMULATING SYSTOLIC ARR'AYS
retains the possibility of actual transputer implementation and so solves two problems in one attempt.

The getdata and putdata sections of Figure 7.8 which represent the host machine interface, are responsible for receiving and sending data and control to and from the program. Each routine contains enough memory to store the initial array input data and the final output data corresponding to the global input and output sequences of the model. In principle, the two routines can be run in parallel with each other and the array, but generally they are sequential, in onder to emphasise the parallel operation of the array. The actual host can be predefined I/O files or simply the terminal. The former method is useful for buffering and throughput testing, while the latter helps with debugging and interactive array performance. The routines can be augmented with user friendly features directing the program use, the collection of data necessary for the array construction and formatting of results.

The setup routine is a key section of the algorithm which computes array dependent quantities. More specifically, it performs many necessary calculations whose values are useful in defining the structure of the array. These structural values are more important as the array becomes more complex.

Sources, sinks and cells are OCCAM procedures that define the network model. A source is loaded initially with a vector from getdata representing its associated bounded data sequence, together with additional values from the set up routine. Sinks are analogous to sources except they work in reverse by placing real values into data vectors which are then passed to putdata for output. The cell procedures implement the n-ary sequence operators. Generally there
is one procedure for each type of cell, and the programming task is simplified for homogeneous networks. The I/O sequences are represented by OCCAM channels appearing as actual parameters in the procedure headings. Where cell definitions are only marginally different, extra switches and flags can be added to a procedure heading so it can set up the correct cell type. This collapses a number of definitions onto a single generic one. Extra parameters can also be used for preloading array values.

A cell definition is divided into three sections, initialization, communication and computation. Initialization is performed only once and allows cells to be cleared before use or predetermined values to be set up. In particular, initialization defines neutral element quantities which can be used in communication before real data reaches the cell, and is essential to maintain dataflow in OOCAM programs. The communication and computation sections of the cell are performed many times and are enclosed in a loop for iteration, and are performed sequentially one after the other. All communication is performed in parallel and computation is mainly sequential.

The Allocator routine is called after setup and is supplied with parameters about the array dimensions, synchronisation details and the total number of cycles in the algorithm if a loop scheme is used, and data sequence sizes. The allocator is simply a set of parallel loops which specify and start-up the computational graph by connecting corresponding procedures using OCAM channels as arcs and allocating channels accordingly. To achieve setup, the graph is mapped onto a grid of points whose points and hence arcs can be recovered from a simple address type calculation. The simpler the array the easier are the mapping functions, and the result is an
allocation similar to the VLSI grid model. Once started the sources and sinks control computation, and the allocator only terminates when all the graph cell procedures have terminated. Termination of procedures is assumed to be globally synchronised if a for-100p is used in cells and asynchronous if while-loops are incorporated. As OCCAM is an asynchronous communication language, for-loops tend to be messy requiring some additional computation after the loop to clear all the channels - hence avoiding deadlock. While-loops are better suited to the model of concurrency and when augmented with systolic control sequences can be used to selectively close down cells input and output channels. Consequently array cells can be switched off or deallocated by a wavefront progression or pipelined approach from sources to sinks.

An additional procedure for debugging purposes can be added which runs in parallel with graph networks, and is mainly a screen/file mixer routine. The allocator sets up the procedure and network cells are augmented with an additional channel each, which the debug routine uses to analyse cells. Debug channels are allocated from a pool of channels and require an ordering of network cells for correct indexing. When the indexing function is simple, debug can be used to output snapshots of array operation so data flow can be easily verified. Snapshots are output in a sequential cell-ordering and the additional debug channel communication must be placed carefully in cell definitions.

Finally, the techniques described above have been used successfully throughout this chapter to implement designs in OCCAM but can in principle be extended to any parallel language provided channels and cells can be modelled. In fact Brent, Kung and Luk [Brent 1983] used an extended version of Pascal, ADA also seems a likely
candidate as ADA rendezvous is very similar to channel communication both being based on CSP. We adopt OCCAM because it offers more direct hardware support for special purpose designs as well as common architectures.

### 7.4 SYSIOLIC ALGORITHMS, CONSTRAINIS AND CLASSLFICAIICN

An algorithm that is designed with the systolic concepts in mind, in particular the use of simple and regular data and control flow, extensive use of pipelining and high level of multiprocessing, is termed a systolic algorithm. Technologically speaking, the design of systolic algorithms is in its early days, and as such, is applicable to only a small subset of applications. However, it is forecasted that further developments in the near future could alleviate some (if not all) of the restrictive constraints of the VLSI design.

Recent developments in programming languages along with the chip technology has made it passible to classify systolic algorithms into broad classes dependent on their specific properties. For example, a systolic algorithm can be considered upan many factors, i.e. ease of manufacture, its ability to be represented as a planar graph, or the amount of area required on silion to implement it. Two main classes of systolic algorithms were identified [Bekakos 1986]: Hardsystolic algorithms and soft-systolic algorithms.

The hard-systolic algorithms represent the traditional algorithms designed with the physical chip implementation restrictions in mind so that they are easily manufactured as chip systems, examples include banded matrix-vector and matrix-matrix multiplication chips [Mead 1980].

Perhaps one of the most significant constraints imposed on VLSI systems is that it is a 2 D technology (planarity constraint) since chips are usually (or more precisely wafered, if fabrication jargon is used) on a board. This physical constraint is reflected on the hard-systolic design by considering only those graph model representations which feature the planarity characteristic. However near planar representations are also allowed since the 2 D constraint is violated by permitting two boands to be connected at some places.

In addition, broadcasting has been avoided in such algorithms since each cell has to be connected to the broadcast channel, increasing the power requirement of the system as a whole or decreasing its speed. In a 'purely' hard-systolic algorithm, broadcasting to cells is totally avoided. However, if only a limited amount* is allowed the algorithm is termed 'semi' hard-systolic algorithm.

The above constraints imposed on the hand-systolic algorithms are found to be very rigid and very closely related to the actual state of the VLSI technology and to fabrication problems. Although they were arguably shown to be mandatory conditions for a successful production of an efficient hard solution, however, they unnecessarily limit the inherent potential of the systolic approach (see the systolic programming paradigm [Shapiro 1984]).

A more flexible class of algorithms, the soft-systolic algorithms, were defined as a result of the innovations in the concurrent programming languages, such as OCCAM and CONCURRENT PROLOG. In such a class, planarity, broadcasting and area are no longer a major

[^16]concern. Although the soft-systolic algorithms may intuitively not be suitable for direct mapping onto a chip, they however can still be performed on some suitable parallel computers, such as transputers. Therefore, these algorithms must be implemented in some appropriate languages.

Recent developments in the transputer device, in particular, the inclusion of a stored OCCAM compiler as a chip, have made the transputer chip a favourable candidate system to run some algorithms of this second class.

Evidently it is clear that the set of hard-systolic algorithms form a sub-set of the soft-systolic class and as such they can also be implemented in the same concurrent programming languages, although this is not necessary. Furthermore, it is also evident that some of the soft-systolic algorithms will be very close to the hard-systolic ones but, under the strict definitions of hard-systolic, would not be classed as such. Consequently, a third class, hybrid-systolic algorithms, was defined to represent this state of transition from the soft class to the hard one. Only technological improvements which are likely to take place in the near future will achieve this hybrid-hard migration. Current research indicates that algorithms which allow local broadcasting (not necessarily between nearestneighbour cells), limited non-planarity or large amounts of nonplanarity (but in a controlled manner) could be considered as contenders for this class of algorithm.

It is foreseen that all the above definitions will become increasingly important as the fifth generation of computer systems evolves. The relationship between these classes of algorithms, in a set theory manner, are given below:

1. $\mathrm{H}_{\mathrm{S}} \mathrm{U} \mathrm{S}_{\mathrm{S}}=\mathrm{S}$, and
2. $\mathrm{H}_{\mathrm{S}} \mathrm{CH}_{\mathrm{S}} \mathrm{C} \mathrm{S}_{\mathrm{S}}$
where $H_{S}, S_{S}$ and $H_{S}$ are set symbols used to represent the hard-, soft- and hybrid-systolic algorithms respectively. It would be interestingly important to determine whether $H_{S}=S_{S}$ because, if this is the case, then all soft-systolic algorithms can, in principle, be fabricated. In the following section, the systolic principles will be demonstrated in various systolic designs when we study a family of soft-systolic pattern matcher algorithms, in particular when broadcasting to cells, limited cell storage and fanin properties are considered.

### 7.5 SYSTOLISATION OF THE PATTERN MACHINING PRGBIEM AND ITS VARIANIS

The importance of the string matching problem is well recognised in most computer applications. String pattern matching is a basic operation in SNOBOL-like languages and database query languages. Many artificial intelligence systems make substantial use of the string matching strategy as a search method. In general, searching is a very important topic in artificial intelligence and is currently under intensive study. Therefore, the design of an efficient pattern matcher chip could be very beneficial in both time and space savings for many computer applications. Furthermore, string pattern matching is similar to many stressing numerical computations such as convolutions and correlations. Though the above list is not complete (and was not intended to be so), its purpose is only to show some string pattern matching applications and, more importantly, to stress its importance as a general computer topic.

The first ever "purely" hard-systolic algorithm for the string pattern matching problem was developed at Carnegie Mellon Univensity in 1979 by M.J. Foster and H.T. Kung [Foster 1980] who were the first to introduce the concept of systolic arrays. The design of the underlying algorithm demonstrated successfully the great potential of the then proposed special-purpose VLSI-oriented chip design methodology which is basically placed on the selection of a "good" algorithm. A "good" algorithm, in this context, should exhibit the following properties. The implementation of the algorithm should require a limited number of different types of simple cells, data flow and control flow in the network should be simple and regular and thirdly the algorithm should use extensive pipelining and multiprocessing. Accordingly, it was shown that such a "good" algorithm could be mapped onto circuits and layouts design for chip manufacturing in a most straightforward way.

We have already seen several known fast algorithms for the pattern matching problem that run an a Von-Newmann type computer system and developed parallel versions for them to run on any MIMD type asynchronous parallel computer system [Ghanemi, 1986a]. These algorithms (whether sequential or parallel) use a preprocessed table of information about partial matches of the pattern against itself. The purpose of this practice which, although consumes a fraction of the total amount of the execution time, is to avoid redundant comparisons, skipping over parts of the string where partial match results may be inferred from previous comparisons. Although the Boyer-Moore fast pattern matching method achieves a sub-linear performance, the systolic implementation of the brute-force algorithm greatly improves the throughput. This implies that time spent in I/O, control and data movements, as well as arithmetic operations are thus greatly reduced. Consequently, the Foster-Kung
pattern matcher chip solves the problem in almost linear time by comparing characters in parallel*.

A brief description of the Foster-Kung pattern matcher algorithm is presented in the following section. This would enable us to first assess the strengths and drawbacks of the design and then to be able to compare it with many of the soft-systolic designs which shall be presented in later sections.

### 7.5.1 HARD-SYSTOLIC DESIGNS

In this section, we shall review the hard-systolic pattern matcher chip as developed by M.J. Foster and H.T. Kung [Foster 1980]. We shall only concern ourselves with the design of the algorithm since fabrication techniques enable automatic mapping of the systolic algorithms onto circuits and layout designs for chip manufacturing. The systolic algorithm for the pattern matching problem is best presented by describing the data and control flows and the functions performed by its basic cell.

In the hard-systolic array, design $R_{1}$, as proposed by Foster and Kung, the pattern and text string characters, denoted by $\mathrm{P}_{1} \mathrm{P}_{2} \ldots$ $P_{k}$ ( $k$ being the length of the pattern) and $S_{1} S_{2} \ldots S_{n}$ respectively, move systolically in opposite directions through the array of cells. They alternatively arrive over the bus one character at a time, known as a beat or cycle. Thus, during each pair of consecutive beats the array inputs two characters and outputs one match result (A bit).

[^17]

FIGURE 7.9 SYSTOLIC PATTERN MATCHER ARRAY (a), AND CELL (b), WHERE Ri's STAY, AND $S_{i}^{\prime} S^{\prime}$ AND $P_{i} ' s$ MOVE SYSTOLICALLY IN OPPOSITE DIRECTIONS

Each cell of the systolic array compares two characters and accumulates a temporary result. On each beat, every character moves from one cell to its neighbouring one (see Figure 7.9). In order to make sure that every pair of characters meet rather than just pass each other at a cell level, they are separated by one cell so that altemative cells are idle. Figure 7.10 traces the data/computation of the hard-systolic design when searching for all the occurrences of a given pattern string "TABLE" in the string defined below:

Pattern: TABLE
String: ... WITH A TABLE OR STRING ...

Following the pointer in Figure 7.10, illustrates the history of the pattern matcher chip, starting when the first character of the pattern "T" is present.

FIGURE 7.10: DATA/COMPUTATION SNAPSHOT OF THE SYSTOLIC


To enable a cell to output its accumulator contents and then reset it, the first character of the pattern is associated with a tag bit (not shown in Figure 7.9). A systolic output path (indicated by broken lines in Figure 7.9) allows match results to be output in the natural ordering ( $R_{1}, R_{2} \ldots$, since consecutive $P_{i}$ 's are well synchronised - i.e. separated by two cycle times.

The problem with the above design is its poor performance since only one-half of the cells are doing useful work at any time. To fully exploit the potential throughput of this design, Foster and Kung suggested that two pattern matching problems could be interleaved on the same systolic array, however this implies that cells in the array must be considerably modified in order to support the interleaved processing.

Alternatively, if the pattern and the text streams move in the same direction but at different speeds, all the cells would be used efficiently. For example, if the two streams move from left to right systolically but the $S_{i}$ 's move twice as fast as the $P_{i}$ ' $s$, design $R_{2}$, illustrated in Figure 7.11, is obtained. In this case, each $P_{i}$ stays inside every cell it passes for one extra cycle, thus taking twice as long to move through the array as any $S_{1}$. Compared to the first design, this design has the advantage that all cells work all the time, but it requires an additional register in each cell to temporarily store a pattern character.

Both designs were proved correct by running a simulation program for each one of them. The corresponding systolic programs 7.1 and 7.2 are in Appendix D.

(b)


### 7.5.2 SOFT-SYSTOLIC DESIGNS

In this section we shall present several soft-systolic designs for the pattern matching problem, which is defined as follows:

Given a pattern string of characters of length $k\left\{P_{1} P_{2} \ldots P_{k}\right\}$ and a text string of length $n\left\{S_{1} S_{2} \ldots S_{n}\right\}$,

Search all occurrences of the pattern in the input text string of characters. In other words, the problem consists of finding a character location 1 such that

$$
\left(P_{1}=S_{i+1-k}\right) \quad \text { and } \quad\left(P_{2}=S_{i-k}\right) \quad \text { and } \quad \ldots\left(P_{k}=S_{i}\right)
$$

In order to avoid backing up the input text stream in the case of a mismatched character, $k$ sub-strings are allowed to be compared in parallel. Consequently the pattern matching problem becomes compute-bound since each $S_{i}$ fetched from the memory is used by the $k$ cells. However, if each $S_{i}$ is input from memory every time it is required (i.e. $k$ times), then when $k$ is large, the memory bandwidth becomes a bottleneck which might prevent any high-performance solution. As mentioned earlier, a systolic array for the pattern matcher problem resolves this bottleneak by making multiple use of each $S_{i}$. Based on this principle, several altemative designs for the pattern matching problem are described below. For simplicity we assume $k=5$.

## i) Soft-systolic pattern matcher with broadcasting

Obviously, one way to make multiple use of a single input string character, once brought from memory, is to broadcast it. In particular, if an $S_{i}$ is broadcast to all cells simultaneously through separate data channels, then the same element can be consumed by the $k$ processing cells. In the following, we shall present two different designs, B1 and B2, based on broadcasting the input characters.

The soft-systolic design B1, whose array and cell definition are illustrated in Figure 7.12, assumes that the text characters are broadcast, the pattern characters stay and the results $R_{i}$ move systolically. More explanatory, the pattern characters are preloaded to the cells, one at each cell and remain at the cell throughout the entire string processing. The partial results $R_{i}$ move systolically from cell to cell in the left-to-right direction.

At the start of each cycle, each $S_{i}$ is broadcast to all the cells and each $R_{i}$, initialised to TRUE (i.e. 1) enters the left-most boundary cell. During cycle one, the result of a character comparison between $P_{1}$ and $S_{1}$ (i.e. $P_{1}=S_{1}$ ) is accumulated in $R_{1}$ and during cycle two ( $P_{1}=S_{2}$ ) and ( $P_{2}=S_{2}$ ) are accumulated to $R_{2}$ and $R_{1}$ at the first and second cells, from the left, respectively and so on. A data flow/computation snapshot of the soft-systolic array is illustrated in Figure 7.13 where ' $*$ ' represent any previous result which might be of no interest at this stage. As is shown in Figure 7.13, a result is output every cycle and an occurrence of the pattern is found after 7 cycles. A similar design of this softsystolic pattern matcher array was previously proposed for chip implementation in [Mukhopachyay, 1979].

(a)
(b)


$$
R_{\text {out }}=R_{\text {in }} \text { and }\left(P=s_{i}\right)
$$



FIGURE 7.13: DATA FLOW/COMPUTATION IN THE SOFT-SYSTOLIC String: ... WITH A TABLE OR A TREE .... Pattern: TABLE

Design Bl is simulated on the Balance 8000 using the OCAM language and the soft-systolic program is reported in Appendix D, program 7.3. The program was tested on a specific example which proved satisfactory.

A second alternative design, also based on broadcasting the input text characters, is design B2 (see Figure 7.14) where the pattern characters move and the results stay. Each result $R_{i}$ stays at a cell to accumulate its $k$ terms while the pattern characters circulate around the array of cells and the first character $P_{1}$ is associated with a tag bit that signals the accumulator to output and resets its contents. Consequently, a final and correct result value $R_{i}$ is output from a cell every cycle.


FIGURE 7.14: SOFT-SYSTOLIC PATTERN MATCHER ARRAY (a) AND CELL (b), WAERE $S_{1}$ 's ARE BROADCAST, $R_{i}$ 's STAY, AND $P_{i}$ 's MOVE SYSTOLICALLY

Design B1 is preferred than that of B 2 because it has the advantage of not requiring separate buses, one from each cell, denoted by dashed lines in Figure 7.14, for collecting outputs from individual cells. Also, the bus used in B2 to move around patterns is much wider than that used for moving results (a logical value may require only a single bit).

The correctness of this design is proved by simulating its softsystolic array using the OCCAM language (see Appendix D, program 7.4). We also reported in Figure 7.15 a snapshot of the data flow/ computation of the array for a specific example. In this example an occurrence of the pattern 'TABLE' is found after 7 cycles.

ii) Soft-systolic design when results are fanned-in

Each cell in the above two soft-systolic designs, performs two separate functions - it compares characters of the pattern and string and updates and outputs the match results. These two functions could be divided between two separate modules so that there are two different, but simpler, cells which are called the comparator and accumulator cells in the array.

In designing an accumulator, one could have several different alternatives. For instance, depending on the length of the array we could have a single accumulator : that collects all the $k$ individual partial comparison results and outputs a match result, or an array of comparators or a tree structure. We shall describe a softsystolic design F1 and F2 for the first and third alternatives respectively in the following paragraphs. The second possibility was used in the hard-systolic design of Foster and Kung.


[^18]By viewing the text string as sliding over the pattern string which is supposed to be fixed in space then the pattern matching problem becomes one which compares characters of the given pattern with those of the sub-string overlapping with the pattern Based on this view, a soft-systolic design F1, as illustrated in Figure 7.16, is suggested. The pattern characters are preloaded to the cells and stay thene until the complete text processing. For a large number of cells, the accumulator can be implemented as a pipelined AND tree (see Figure 7.17).

The correctness of both designs F1 and F2 which use fan-in techniques, were successfully demonstrated through simulation on the Sequent Balance 8000. Their corresponding soft-systolic simulation

FIGURE 7.17: SOFT-SYSTOLIC PATTERN MATCHER ARRAY (a), COMPARATOR CELL (b) AND AND CELL, WHERE $P_{i}$ 's STAY, $S_{i}$ 's MOVE SYSTOLICALLY AND $R_{i}$ ' ${ }^{\prime}$ ARE FANNED-IN THROUGH A PIPELINED AND TREE

(b)

$2_{\text {out }}=2_{1 n 1} \xrightarrow{\text { and }} 2_{\text {in }}$
programs are reported in Appendix D, programs 7.5 and 7.6 respectively.

### 7.5.3 CONCIUSIONS

Due to shortage of time, only a limited number of systolic designs have been presented and then simulated to be proved correct. This does not mean that all the possible systolic designs for the pattem matching problem have been thoroughly exhausted. For instance, it is possible to have another set of systolic designs where all the three different streams, the pattern and the text string, as well as the result stream, move systolically. Also, it could be advantageous to include enough memory storage and a limited logic control inside each cell so that the whole pattern string could be stored in each cell. With such a feature, the end result will be the design of a single pattern matcher cell which consists of an implementation of some simplified form of the Brute Force pattern matching algorithm. Once again, an array of, at least $k$, cells of this type will be necessary in order to avoid the burden of backing up the input text string every time a mismatch between two characters occurs. Another possible set of systolic designs for the pattern matching problem is to combine the broadcasting and fan-in techniques which, taken together, will allow the maximum use of each input and output result.

From the above set of possible additional designs, one can immediately notice that, once one systolic design is obtained a set of other systolic designs could be easily derived. The crux of the problem here is to fully understand precisely the advantages and disadvantages of each design so that an appropriate systolic algorithm is selected for a given environment. For example, it is

$\begin{aligned} & \text { FIGURE } 7.18 \text { : USE OF THE FOLDING TECHNIQUE TO SOLVE } \\ & \text { THE DATA SKEW WHEN BROADCASTING. }\end{aligned}$
useful to know that design B 1 is preferred to that of B 2 because of the length of the bus required for moving the pattern around the cells.

With the current VLSI technology the only selected design for chip implementation is the design R2 since it satisfies all the systolic constraints for efficient chip manufacturing. However, progress in this field is already underway and indicates that the days of ad-hoc designs are numbered. Several transformational approaches based on more flexible (but controlled) attitudes, (re-timing, replacement or synthesis operations [Megson 1987]) to defining new systolic schemes have been formally suggested. Other techniques to resolve the problem of clock skews include the use of the folding technique as indicated in Figure 7.18. This is particularly important for the designs based on broadcasting/fan-in schemes since it means that
longer patterns can be solved. Further the efforts of Leiserson and Saxe have generated new ways of converting soft-systolic designs involving broadcasting and unbounded fan-in into pure-systolic systems without broadcasting [Leiserson 1981].

## Chapter 8

## SUMMARY AND CONCLUSIONS

In this thesis we have studied several important non-numerical algorithms for parallel computers and VLSI systolic processor arrays. In particular, these algorithms were investigated under the framework of either being suitable for execution on asynchronous multiprocessor systems (MIMD computers) or, due to the recent rapid advance of VLSI circuitry, of being suitable for direct hardware implementation.

In the first three introductory chapters, a brief and disciplined state-of-the-art survey was compiled with up-to-date information on the parallel computing environment. This survey was complemented by the contents of Chapter 7, where we discussed the VLSI technology and its impact on the computing environment.

More analytically, in Chapter 1, we have discussed the main motivations that led to the "parallel way of thinking" and presented several different forms of exploiting this novel idea. Although several attempts (at least three of them were presented in this thesis) have been made to classify these various architectural designs, none of them seems to succeed in providing a clear distinction between classes since sometimes the intersection of two classes is not empty.

Of the architectures designed for highly parallel processing we presented the pipelined and data flow computers. Two noteworthy examples of the pipelined vector processors are the CRAY-1 from Cray Research Inc. and the CYBER 205 from Control Data Corporation. The performance of these computers is dramatically increased when more than one pipelined vector operation can be chained together, providing an added measure of concurrency. One of the fastest data flow computers ever built is the Manchester dataflow machine.

In Chapter 2 and due to the considerable interest of the industrial, governmental and university institutions, we discussed the SIMD and MIMD architectures. For the SIMD class we have surveyed its two major sub-classes: the Associative processors and the Array processors. With respect to the MIMD architecture, a particular reference was made to the TI Neptume system and the Sequent Balance 8000 computer, both sited in the Department of Computer Studies, at Loughborough University of Technology, on which the bulk of the experimental work contained herein was carried out.

Since the compilation of our survey on some of the implemented highspeed parallel computers (i.e. supercomputers) was made, a few interesting new computer architectures, worth reporting here, have been developed. We felt that we ought to bring our state-of-the-art survey on supercomputers by including a short account of some of the recent developments in this area.

As an improved version to CRAY-1, one of the most popular vector processors, the CRAY RESEARCH group introduced the CRAY X-MP computer in 1983. A year later, the CRAY-1 was taken out of production. Compared with its predecessor, the CRAY X-MP features a clock cycle time of 9.5 nsec - 'nanoseconds' (instead of 12.5 nsec), improved memory bandwidth, an increase in the maximum memory size (up to 16 Mwords) and the possibility of having one, two, or four pipelined vector processors.

Since the pipelined processors are able to cooperate on a single computation (i.e. multitasking) the $\mathrm{X}-\mathrm{MP}$ is a tightly-coupled multiprocessor. Parallel application running on the CRAY X-MP have indicated a speed increase of 1.8 to 1.9 times over an uniprocessor

X-MP execution times while speed increases of 3.5 to 3.8 times have been obtained with the four-processor X-MP multiprocessor computer.

The CRAY Research Inc is currently developing a silicon-based CRAY X-MP successor that will use internally designed VLSI-chips [Thompson 1986]. Other newly built supercomputers include the following: the Hitachi S-810, the first supercomputer Array Processor ever built by Hitachi 1td, [Odaka et al, 1986], Fujitsu's supercomputer FACOM which is a vector processor system [Miura 1986] and the NEC supercomputer SX system which is capable of 1.3 gigaflops [Watanabe et al 1986].

In the MIMD multiprocessor class of computens we give the example of the CYBERPLUS supercomputer architecture which can be configured with as many as 64 processors [Allen 1986]. The processors which are connected together in a circular ring network for efficient data and control flows, are capable of cooperating together towards the execution of a single job. In addition, parallelism is also introcuced within each processor by allowing the fifteen functional units which are connected via a crossbar switch, to operate concurrently. A single CYBERPLUS processor can provide up to 40 times the performance of a CYBER 170/835 in 64-bit floating point applications and even higher performance in integer applications.

Finally, the Sequent Balance 8000 system at Loughborough University has been upgraded. The number of processors has been increased from 6 to 10 processors and several additional parallel programming features, such as the data-partitioning and the functionpartitioning have also been incorporated. To date, these additional software facilities are under extensive investigation to determine their potential advantages in exploiting parallelism.

In Chapter 3 we reported on the programming tools and algorithms that exploit the parallel hardware potential parallelism. In particular, concurrent programming languages motivations and general concepts for parallel processing were discussed. Various methodological design and analysis aspects of parallel algorithms that could be mapped onto different architectures were also included.

It has been noted, that in general, parallel programming is more complex than uniprocessor programming, and this has led to the parallelism being concealed on most existing MIMD computers. Therefore the search for various techniques of achieving high-speed performance with affordable reliability and cost is still a major topic of interest.

In fact, the techniques for programming these MIMD computers for efficient parallel operations are much less developed than the corresponding techniques for SIMD systems. However this does not imply that the class of problems suitable for the former type of computers can be easily implemented.

The problem which arises here is to make sure that each one of the $P$ activated processors gets its share of task processing while maintaining some sort of cooperation between them. In order to make the multiprocessor system effective it is vital that the speed increase is substantial, hopefully of $O(P)$, in comparison with the smallest possible sequential time-complexity achievable for the same problem when solving it by one of the relatively 'best' considered existing methods.

One way of achieving this is to pay considerable attention to the problem of minimising the synchronisation operations performed by the $P$ involved processors and the amount of data sharing amongst them. These two factors are directly dependent upon the overall computational scheduling.

The performance analysis of a parallel algorithm, although it can be more complex as the algorithm gets more complicated, has a two-fold advantage. First, it can help one to understand better the algorithm and sometimes to reveal any necessary further improvements, and second it constitutes, in the case of a good agreement with the experimental results, a validated theoretical projection for the algorithm to be run on any MIMD multiprocessor system with more than P processors.

An extensive study of the parallel searching problems were carried out in Chapter 4. Several parallel versions, based on different ways of allocating subsets to processors for the Parallel Sequential (PS) and the Parallel Binary (PB) searching algorithms were presented. For the performance analysis of these algorithms, as well as for the Parallel Jump searching algorithms (PJ), a key comparison based analytical model was extensively and successfully used. In particular, we were able to show that PS, version 1.0 was capable of achieving superlinear speed-ups, while version 2.0 only reached a linear speed-up. These were supported by several runs performed on the Balance 8000 system.

Due to the fact that the binary search method, when implemented in parallel, failed on two occasions (i.e. versions 1.0 and 2.0), to equally partition the bulk of work amangst the $P$ processors, the PB was conclusively not accepted to be suitable for processing on an

MIMD type of computer. PB version 3.0, although succeeding in dividing the total amount of work equally between the processors, was also discarded since it introduced a large fraction of synchronisation overheads.

The third part of this chapter was the parallel implementation of the jump searching method and many of its variants - i.e. the twolevel simple and the two-level fixed jump searching algorithms. Generally, the parallel implementation of these algorithms proved to be successful. However, due to the small number of operations as the jump size increased, the performance of the two level fixed jump search algorithm suffered considerably such that it was not efficient to run the algorithm with more than four processors. In conclusion, the parallel jump searching methods are more efficient with larger files.

A complete performance exploitation of both the Neptune and Balance MIMD systems were presented in Chatper 5, by implementing several parallel string pattern matching algorithms using the powerful 'divide-and-conquer' technique. The experimental results, reported in tabular form showed that, in general, many of the parallel pattern matching algorithms are well suited for MIMD implementations.

In Chapter 6, two new parallel sorting algorithms: Parallel Bounded-Partitioned and Parallel Range-Partitioned Sorting Algorithms (abbreviated respectively by PBPS and PRPS) were developed and analysed. Unlike the Parallel Quicksort (PQ) algorithm, both new algorithms have the potential of creating $P$ independent subsets in parallel with a time-complexity for partitioning proportional to $n$, ( $n$ being the set size). However,
they both require larger memory storage than that of the Parallel Quicksort method to partition the original set of numbers.

The theoretical performance model of the four Parallel Sorting algorithms (including the Parallel Quicksort-Merge - 'PQM'), which was based on the number of key comparisons was validated by running these algorithms on the Sequent Balance 8000 system. In general, the experimental results were in close agreement with the theoretical results.

Chapter 7 has concentrated mainly on the introduction of some softsystolic designs for the pattern matching problem, and their subsequent simulation using the OCCAM language. Some altemative designs were also considered which were only possible when some of the constraints as imposed by the VLSI technology were relaxed. In onder to relate this chapter with the previously presented chapters, it was decided that Chapter 7 should be, at least conceptually, organised into two madn parts.

In the first part which constitutes a complement to the survey on parallel computer architectures, introduced in Chaptens 1 and 2, we have presented the VLSI technology as a substantial contender to the achievement of very high-performance, cost-effective computing systems for the future decades. We have also presented its fundamental concepts such as regularity, planarity, use of pipelining and concurrency, in designing special-purpose and general-purpose computing structures.

For the special-purpose class of VLSI-oriented systems we have established two main contenders which are the systolic arrays as suggested by H.T. Kung and the wavefront arrays resulting from the
work of Y.S. Kung. Although these systems are cost-effective, they are however specially designed for one particular problem. In order to increase flexibility, the general-purpose computing structures such as the WARP, built by H,T. Kung and the CHiP of L. Snyder can be used to solve a predefined set of algorithms.

Following these substantial benefits, a research program was initiated in the Department of Computer Studies, at Loughborough University to investigate the Instruction Systolic Array - 'ISA'. This is a novel idea which consists of broadcasting along with the data, the instruction that is performed on it. A primitive assembler/compiler for a special language, the Replicated Instruction Systolic Array Language - 'RISAI'' was also devised. Using such a language it was possible to design simple test examples which could be investigated thoroughly to first determine major extensions to the language itself and possibly to highlight potential problems within the ISA machine.

As far as the pattern matching problem is concerned, the Karp-Rabin algorithm which is a compute-bound problem is well suited for VLSI implementation. Its hardware algorithm would require as much as $k$ multiply-and-add (IPS) cells to compute the hash function of both the pattern and the current substring, and a single comparator cell at the boundary of the array to compare these two hash values. The systolic design should be straightforward since it is similar to that of the pattem matcher chip.

In conclusion, we should stress our firm vision that the systolic computing paradigm will play a major role in future supercomputing, especially for those compute-bound problems. Furthermore, most existing computing networks will be systematicaly converted into
systolic or wavefront arrays following the already established procedures. This fact will certainly boost the development of sophisticated hardware and advanced software for the supercomputers of the future.

## REFERENCES

ABEL, N.E., BUDNIK, P.P., KUCK, D.J., MURAOKA, Y., NORTHCOTE, R.S. and WILHELMSON, R.B. [1969]:
"TRANQUIL: A Language for an Array Processing Computer", AFIPS Conf. Proc. 34, 1969, pp 57-75.

AHO, A.V. and CORASICK, M.J. [1975]:
"Efficient String Matching: an Aid to Bibliographic Search", Communications of the ACM, June 1975, Vol. 18, No. 6, pp 333-340.

ALLEN, G.R. [1986]:
"Parallel Processing System - CYBERPLUS", Supercomputers, Class VI Systems, Hardware and Software, S. Fernback (ed), Noxth-Holland, pp 169-181.

ANDERSON, G.A. and JENSEN, E.D. [1975]:
"Computer Interconnection Structures: Taxonomy Characteristics and Examples", Computing Surveys, Vol. 7, No. 4, Dec. 1975, pp 197-213.

ANDERSON, G.A. and KAIN, R.Y. [1976]:
"A Content-Addressed Memory Design for Data Base Applications" in Proc. 1976 International Conf. on Parallel Processing, IEEE, New York, 1976, pp 191-195.

ANDERSON, J.P. [1965]:
"Program Structures for Parallel Processing", Communications of the ACM, Vol. 8, No. 12, 1965, pp 786-788.

ARVIND, and GOSTELOW, K.P. [1982]:
"The U-Interpreter", IEEE Computers, Feb. 1982, pp 42-49.

ARVIND, and THOMAS, R.E. [1980]:
"I: Structures: An Efficient Data Type for Functional Languages". MIT/LCS/TMN-178, Sept. 1980.

ARVIND, et al [1983]:
"A Critique of Multiprocessing Von Neumann Style". 10th ACM Architecture Symposium, 1983, pp 426-436.

BAASE, S. [1983]:
"Computer Algorithms: Introduction to Design and Analysis", Addison-Wesley Publishing Company.

BACKUS, J. [1978]:
"Can Programming be Liberated from the von Neumann Style? A Functional Style and its Algebra of Programs", Communication of the ACM, Vol. 21, No.8, Aug. 1978, pp 613-641.

BAER, J.L. [1976]:
"Multiprocessing Systems", IEEE Trans. Comput., Vol. C-25, No. 12, Dec. 1976, pp 1271-1277.

BARHAMI, B. [1972]:
"A Highly Parallel Computing System for Information Retrieval", in Proc. AFIPS Fall Joint Computer Conf., AFIPS Press, Montvale, NJ, 1972, pp 681-690.

BARLOW, R.H., EVANS, D.J., NEWMAN, I.A. and WOODWARD, M.C. [1981]: "A Guide to Using the Neptune Parallel Processing System", Internal Report, Computer Studies Dept., Loughborough University, UK, 1981.

BARNES, G.H. et al [1968]:
"The Illiac IV Computer", IEEE Trans. Comput., Vol. C-17, No. 8, Aug. 1968, pp 746-757.

BASKET, F. and SMITH, A.J. [1976]:
"Interference in Multiprocessor Computer Systems with Interleaved Memory", Communications of the ACM, Vol. 19, No. 6, June 1976.

BATCHER, K.E. [1974]:
"STARAN Parallel Processor System Hardware", in Proc. AFIPS 1974 National Computer Conf., Vol. 43, AFIPS Press, Montvale, NJ, 1974, pp 405-410.

BATCHER, K.E. [1979]:
"The Massively Parallel Processor (MPP) System", Proc. AIAA Aerospace Conf, 1979, pp 93-97.

BAUDET, G.M. and STEVENSON, D. [1978]:
"Optimal Sorting Algorithms for Parallel Computers", IEEE Trans. on Computers, Vol. C-27, No. 1, pp 84-87.

BEHNKE, E.A. and ROSENBERGER, G.B. [1963]:
"Cryogenic Associative Processor", IBM Final Report, Sept. 1963.

BEKAKOS, M.P. and EVANS, D.J. [1986]:
"The Exposure and Exploitation of Parallelism on Fifth Generation Computer Systems", Parallel Computing 85, Elsevier Science Publishers BV (North Holland), pp 425-442.

BERNSTEIN, A.J. [1966]:
"Analysis of Programs for Parallel Processing", IEEE Trans. on EC, Vol. 15, No. 5, Oct. 1966, pp 757-763.

BOYER, R.S. and MOORE, J.S. [1977]:
"A Fast String Searching Algorithm". Communications of the ACM, October 1977, Vol. 20 No. 10, p 762.

BRENT, KUNG, H.T. and LUK [1983]:
"Some Linear Time Algorithms for Systolic Arrays". CMU-ROL-83 and invited paper 9th World Computer Congress, Paris, 1983.

CAMPBELL, R.H. and HABERMANN, A.N. [1974]:
"The Specification of Process Synchronisation by Path Expression". Lecture Notes in Computer Science, 16, Springer, 1974.

CHANG, D.Y. et al [1977]:
"On the Effective Bandwidth of Parallel Memories", Vol. C-26, No. 5, May 1977, pp. 480-490.

CHEN, S.C. and KUCK, D.J. [1975]:
"Time and Parallel Bounds for Linear Recurrence Systems", IEEE Trans. on Comp., Vol. C-24, pp 701-717.

CHU, Y.H. [1965]:
"A Destructive-Readout Associative Memory", IEEE Trans. Computens EC-14, Aug. 1965, pp 600-605.

COMTE, D., HIFDI, N. and SYRE, J.C. [1980]:
"The Data Driven LAU Multiprocessor System: Results and Perspective". Proc. IFIP, 1980, pp 175-180.

CONIROL Data Corporation CDC [1980]:
"Advanced Flexible Processor", 1980.

CORNELL, J.A. [1972]:
"Parallel Processing of Ballistic Defence Radar Data with PEPE", IEEE COMPCON, 1972, pp 69-72.

CORNISH, M. [1979]:
"The TI Dataflow Architectures: the Power of Concurrency for Avionics". Proc. 3rd Conf. on Digital Avionics Systems, IEEE, New York 1979, pp 19-25.

COURANZ, G.R., GERHARDT, M.S. and YOUNG, C.J. [1974]:
"Programmable Radar Signal Processing Using the RAP", in Proc. Sagamore Computer Conference on Parallel Processing, SpringerVerlag, NY, 1974, pp 37-52.

CRANE, B.A. and GITHENS, J.A. [1965]:
"Bulk Processing in Distributed Logic Memory", IEEE Trans. on Electronic Computers, Vol. EC-14, April 1965, pp 186-196.

CRANE, B.A., GILMARTIN, M.J., HUTTEN-HOFF, J.H., RUX, P.T. and SHIVELY, R.R. [1972]:
"PEPE Computer Architecture", IEEE COMPCON, 1972, pp 57-60.

CROUTT, W.A. and SOTTILE, M.R. [1966]:
"Design Techniques of a Delay-Line Addressed Memory", IEEE Trans. Computers, Aug. 1966, pp 523-534.

DAVIS, E.W. [1974];
"STARAN Parallel Processor System Software", in Proc. AFIPS 1974, National Computer Conf., Vol. 43, AFIPS Press, Montvale, NJ, 1974, pp 17-22.

DENNIS, J.B. [1974]:
"First Version of a Data Flow Procedure Language". Computer Science, Vol. 19, Springer-Verlag, 1974, pp 362-376.

DENNIS, J.B. [1980]:
"Data Flow Supercomputer", IEEE Computer, Nov. 1980, pp 48-56.

DENNIS, J.B. and VAN HORN, E.C. [1966]:
"Multiprogrammed Computations". Communications of the ACM, Vol. 9, 1966, pp 143-155.

DENNIS, J.B., LIM, W.Y.P. and AKERMAN, W.B. [1983]:
"The MIT Data Flow Engineering Model", IFIP Proc. 1983, pp 553-563.

DIJKSTRA, E.M. [1965]:
"Solution of a Problem in Concurrent Programming Control". Communications of the ACM, Vol. 8, No. 9, Sept. 1965, p.569.

DIJKSTRA, E.M. [1968]:
"Cooperating Sequential Processes" in Programming Languages, et. by F. Genuys, IBM Paris, France, Academic Press, 1968, pp 43-112.

DINGEIDINE, J.R., MARTIN, H.R. and PATTERSON, W.M. [1973]: "Operation System and Support Software for PEPE", in Proc. 1973 Sagamore Computer Conf. on Parallel Processing, Springer-Verlag, NY, pp 170-178.

ENSLOW, P.H. [1977]:
"Multiprocessor Organisation - a Survey", Comput. Surveys, Vol. 9, No. 1, March 1977, pp 103-129.

EVANS, D.J. and WILLIAMS, S.A.
"Analysis and Detection of Parallel Processable Code". The Computer Journal, Vol. 23, No. 1, 1978, pp 66-72.

EVANS, D.J. and DUNBAR, R.C. [1982]:
"Parallel Quicksort Algorithm, Part 1: Run-Time Analysis", Int. J. Comp. Math., 12, pp 19-55.

EVANS, D.J. and DUNBAR, R.C. [1982]:
"Parallel Quicksort Algorithm, Part 2: Simulation", Gordon and Breach Science Publishers Inc., Int. Jour. Comp. Math., 12, pp 125133.

EVENSEN, A.J. and TROY, J.L. [1973]:
"Introduction to the Architecture of 288-Element PEPE", in Proc. 1973 Sagamore Computer Conf. on Parallel Processing, SpringerVerlag, NY, 1973, pp 162-169.

EWING, R.G. and DAVIES, P.M. [1964]:
"An Associative Processor", in Proc. AFIPS 1963 Fall, Joint Computer Conf., Spartan Books Inc, Baltimore, Md, 1964, pp 147-158.

FINNILA, C.A. [1977]:
"The Associative Linear Array Processor", IEEE Trans. on Computers, Vol. C-26, No. 2, Feb 1977, pp 112-125.

FISHER, D.A. [1967]:
"Program Analysis for Multiprocessing", Burroughs Corp., May 1967.

FLYNN, M.J. [1966]
"Very High-Speed Computing Systems", Proc. of the IEEE, Vol. 54, №. 12, Dec. 1966, pp 1901-1909.

FOSTER, M.J. and KUNG, H.T. [1980]:
"The Design of Special-Purpose VLSI Chips". Computer, Vol. 13, No. 1, January 1980, pp 26-40.

FULLER, R.H. [1967]:
"Associative Parallel Processing", Proc. AFIPS Spring, Joint Computer Conf, 1967, pp 471-475.

GAINS, R.S. and LU, C.Y. [1965]:
"An Improved Cell Memory", IEEE Trans. Computers, Feb. 1965, pp 7275.

GALIL, Z. [1979]:
"On Improving the Worst-Case Running Time of the Boyer-Moore String Searching Algorithm". Communications of the ACM, September 1979, Vol. 22, No. 9, pp 505-508.

GANDIO, J.L. and ERCEGOVAC, M.D. [1982]:;
"A Scheme for Handling Arrays in Data Flow Systems". Proc. 3rd Intl. Conf. Distributed Computing Systems, 1983, pp 235-242.

GEHRIG, E. et al [1982]:
"The $\mathrm{CM}^{*}$ Testbed", IEE Computer, Oct. 1982, pp 40-53.

GHANEMI, S. and EVANS, D.J. [1986a]:
"A Study of Parallel String Searching Algorithms". Int. Report, CS, No. 310, August 1986. To be published in Int. Jour. of Comp. Maths. Vol. 23, 1988.

GHANEMI, S. and EVANS, D.J. [1986b]:
"Parallel Sorting Algorithms", CS Int. Rep. No. 330, November 1986, currently being refereed by the Parallel Computing Journal.

GONZALEZ, M.J. and RAMAMDORTHY, C.V. [1969]:
"Recognition and Representation of Parallel Processable Streams in Computer Programs". Symposium on Parallel Processor Systems, Technologies and Applications, ed. L.C. Hobbs, Spartan Books, June 1969.

GOSDEN, J.A. [1966]:
"Explicit Parallel Processing Description and Control in Programs for Multi and Uni-Processor Computers", Proc. FJCC, Vol. 29, 1966, pp 651-660.

GOIILIEB et al [1983]:
"The NYU Ultracomputer Designing an MIMD Shared Memory Parallel Machine", IEEE Trans. Computer, Vol. C-32, No. 2, Feb. 1983, pp 175189.

GURD, J.R., KIRKHAM, C.C. and WATSON, I. [1985]:
"The Manchester Prototype Dataflow Computer", Comm. ACM, No. 1, Jan. 1985, pp 34-52.

HANDLER, W. [1982]:
"Innovation Computer Architectures - how to Increase Parallelism but not Complexity", in Parallel Processing Systems, Evans, D J (Ed), Cambridge University Press, 1982, GB, pp 1-41.

HANSEN, P.B. [1973]:
"Operating System Principles". Prentice-Hall, Englewood Cliffs, N.J., 1973.

HANSEN, P.B. [1975]:
"The Programming Language Concurrent Pascal" IEEE-TSE 1,2 June 1975, pp 199-207.

HANSEN, P.B. [1977]:
"The Architecture of Concurrent Programs", Prentice-Hall Series by Automatic Computation, N.J., 1977.

HARDING, P.A. and ROLUND, M.W. [1968]:
"A2- D Core Search Memory", in Proc. AFIPS Fall, Joint Computer Conf., Thompson Books Co, Washington DC, 1968, pp 1213-1218.

HAYAFIL, L. and KUNG, H.T. [1974]:
"Parallel Algorithms for Solving Triangular Linear Systems with Small Parallelism Parameter", Dept. of Computer Science, Carnegie Mellon University.

HAYAFIL, L. and KUNG, H.T. [1975]:
"Bounds on the Speed-up of Parallel Evaluation of Recurrences", Proc. Second USA-Japan Computer Conf., pp 178-182.

HAYES, J.P. [1978]:
"Computer Architecture and Organisation", McGraw-Hill, Kogakusha Ltd, Japan, 1978.

HELLER, D. [1978]:
"A Survey of Parallel Algorithms in Numerical Linear Algebra", SIAM Review, Vol. 20, No. 4, pp 740-777.

HELLLERMAN, H. [1966]:
"Parallel Processing of Algebraic Expressions", IEEE Trans. on Electronic Computers, Vol. EC-15, Feb. 1968, pp 82-91.

HIGBIE, L.C. [1972]:
"The OMEN Computers: Associative Array Processors", IEEE Comp. Conf., 1972, Digest, pp 287-290.

HOARE, C.A.R. [1962]:
"Quicksort", Computer Journal, p. 10.

HOARE, C.A.R. [1962]:
"Algorithm 64, Quicksort", Communications of the ACM, Vol. 4, No. 7, p. 321 .

HOARE, C.A.R. [1972]:
"Towards a Theory of Parallel Programming" in Operating Systems Techniques, C.A.R. Hoare and R. Perrott (eds)., Academic Press, New York, 1972.

HOARE, C.A.R. [1978]:
"Communicating Sequential Processes", Communications of the ACM, Vol. 21, No. 8, Aug., 1978, pp 666-677.

HOBBS, L.C. and THESIS, D.J. [1970]:
"Survey of Parallel Processor Approaches and Techniques", in Parallel Systems: Technology and Applications, Hobbs et al (Eds), Spartan Books, New York, 1970, pp 3-20.

HOCKNEY, R.W. and JESSHOPE, C.R. [1981]:
"Parallel Computers: Architecture: Programming and Algorithms", Adam Hilger Ltd, Bristol, England, 1981.

HWANG, K. and BRIGGS, F.A. [1984]:
"Computer Architecture and Parallel Processing", McGraw-Hill Computer Science Series.

JESSHOPE, C.R. and CRAIGIE, J. [1980]:
"Another Matrix Algorithm for the DAP", DAP Newsletter, Vol. 4, pp 7-14.

KAPLAN, A. [1963]:
"A Search Memory Subsystem for a General Purpose Computer", in Proc. AFIPS 1963 Fall Joint Computer Conf., Vol. 24, Spartan Books Inc, Baltimore, Md, 1963, pp 193-200.

KNUTH, D.E. [1969]:
"The Art of Computing, Vol. 1: Fundamental Algorithms", AddisonWesley, Reading, Massachusetts.

KNUTH, D.E. [1973]:
"The Art of Computer Programming: Vol. 3 Sorting and Searching", Addison-Wesley Publishing Company, Reading, Massachusetts.

KNUTH, D.E., MORRIS, J.H. and PRATT, V.R. [1977]:
"Fast Pattern Matching Algorithm". SIAM J. of Computing, June 1977, Vol. 6, No. 2, pp 323-350.

KUCK, D.J. [1977]:
"A Survey of Parallel Machine Organisation and Programming", Computing Surveys, Vol. 9, No. 1, March 1977, pp 29-59.

KUCK, D.J. and MARUYAMA, K. [1975]:
"Time Bounds on the Parallel Evaluation of Arithmetic Expressions", SIAM J. Computing, 4, pp 147-162.

KUCK, D.J., LAWRIE, D.H. and SAMEH, A.M. (eds) [1977a]:
"High Speed Computer and Algorithm Organisation", Academic Press, New York, 1977.

KUCK, D.J. and STOKES, A.R. [1982]:
"The Burroughs Scientific Processor (BSP)", IEEE Trans. Comput., Vol. C-31, No. 5, May 1982, pp 363-376.

KUNG, H.T. [1976]:
"Synchronised and Synchronous Parallel Algorithms for Multipnocessons", In Algorithms and Complexity, New Directions and Recent Results, edited by Traub, J.F., Academic Press, pp 153-200.

KUNG, H.T. [1979]:
"Let's Design Algorithms for VLSI Systems", Proc. Conf. Very Large Scale Integration: Architecture, Design, Fabrication, California Institute of Technology, January 1979, pp 65-90.

KUNG, H.T. [1980]:
"The Structure of Parallel Algorithms", Advances in Computens, Vol. 19, pp 65-112, Academic Press, New York.

KING, H.T. [1984]:
"Systolic Algorithms for the CMU WARP Processor", CMUC-CSA-84-158 (7th Int. Conf. on Pattern Recognition Also).

KUNG, H.,T. and LEISERSON, C.E. [1978]:
"Systolic Arrays (for VLSI)" in Proc. Sparse Matrix Symp. (SIAM), 1978, pp 256-282.

KUNG, S.Y. [1985]:
"VLSI Array Processors", IEEE ASSP Magazine, July 1985, pp 5-22.

LAWRIE, D.H., LAYMAN, T., BAER, D. and RANDAL, J.M. [1975]:
"GLIPNIR - a Programming Language for ILLIAC IV", Comm. ACM, Vol. 18, March 1975, pp 157-164.

LEE, C.Y. and PAULL, M.C. [1963]:
"A Content Addressable Distributed Logic Memory with Applications to Information Retrieval", Proc. IEFE, 51, June 1963, pp 924-932.

LEE, C.Y. [1962]:
"Intercommunicating Cells, Basis for a Distributed Logic Computer", in Proc. AFIPS 1962, Fall Joint Computer Conf., Spartan Books Inc., Baltimore, Md, 1962, pp 130-136.

LEISERSON, C.E. and SAXE, J.B. [1981]:
"Optimising Synchronous Systems", Proc. 22nd Arrual Symp. Foundations of Computer Science, IEEE Computer Society, Oct. 1981, pp 23-36.

LILLEVIK, S.L. and EASTERDAY, J.L. [1984]:
"Throughput of Multiprocessor with Replicated Shared Memories", National Computer Conference, 1984, pp 51-56.

LOESER, R. [1974]:
"Some Performance Tests of Quicksort and Descendants", Communications of the ACM, Vol. 17, No. 3, p. 143.

LOVE, H.H. Jr [1973]:
"An Efficient Associative Processor Using Bulk Storage" in Proc. 1973 Sagamore Computer Conf. on Parallel Processing, Springer-Verlag NY, 1973, pp 103-112.

MARUYAMA, K. [1973]:
"The Parallel Evaluation of Matrix Expressions", IBM T.J. Watson Research Centre, York Town Heights, N.Y.

MEAD, C.A. [1981]:
"VLSI and Technological Innovations", in VLSI 81, Proceedings of the 1st International Conference on Very Large Scale Integration, Univ. of Edinburgh, August 1981, J.P. Gray (ed), Academic Press, London, UK, pp 3-11.

MEAD, C.A. and CONWAY, L.A. [1980]:
"Introduction to VLSI Systems", Addison-Wesley, Reading, Mass. 1980.

MEGSON, G.M. [1987]:
"Novel Algorithms for the Soft-Systolic Paradigm", PhD Thesis, Computer Studies Dept., Loughborough University of Technology.

MEGSON, G.M. and EVANS, D.J. [1986]:
"Simulation of Soft-Systolic Arrays with Boundary and Special Processing Elements". Computer Studies Departmental Report, August 1986, No. 309.

MIRANKER, W.L. [1971]:
"A Survey of Parallelism in Numerical Analysis", SIAM Review, Vol. 13, No. 4, 1971, pp 524-547.

MODEL 55 [1971]:
"Dual Memory Contmoller", Information Specification, Interdata Inc., 1971, New Jersey 07757, USA.

MUKHOPADHYAY, A. [1979]:
"Hardware Algorithms for Non-numeric Computations", IEEE Trans. Computers, Vol. C-28, No. 26, June 1979, pp 384-394.

MULLER, D.E. and PREPARATA, F.P. [1976]:
"Restructuring of Arithmetic Expressions for Parallel Evaluation", Journal of the ACM, Vol. 23, No. 3, July 1976, pp 534-543.

MURTHA, J. and BEADLES, R. [1964]:
"Survey of the Highly Parallel Information Processing Systems", Prepared by the Westinghouse Electric Corp., Aerospace Division, ONR Report No. 4755, Nov. 1964.

NEWMAN, I.A., STALLARD, R.P. and WOODWARD, M.C. [1984]:
"Combined Resource-Sharing Algorithm", IEEE Proceedings, Vol. 131, Pt. E, No. 2, March 1984, pp 55-60.

ODAKA, T., NAGASHIMA, S. and KANABE, S. [1986]:
"Hitachi Supercomputer S-810 ARRAY PROCESSOR SYSTEM", Superoomputers, Class VI Systems, Hardware and Software, S. Fernabck (ed), North-Holland, pp 137-151.

PATEL, J.H. [1981]:
"Performance of Processor-Memory Interconnections for Multiprocessors", IEEE Trans. Comput., Vol. C-31, No. 10, Oct. 1981, pp 771-780.

PATEL, J.H. [1982]:
"Analysis of Multiprocessors with Private Cache Memories". IEEE Trans. on Computers, Vol. C-31, No. 4, Apr. 1982, pp 296-304.

PERROIT, R.H. [1978]:
"Scientific Computing in the 1980s: Programming Language", Nat. Bureau Standards 17th Ann. Tech. Symp. on Tools for Improved Computing, 1978, pp 65-69.

RAMAMOORTHY, C.V. and GONZALEZ, M.J. [1969]:
"A Survey of Techniques for Recognising Parallel Processable Streams in Computer Programs", Fall Jt. Computer Conference 1969, Work Supported by NASA Grant NGR 44-012-144.

RAMAMOORTHY, C.V. and LI, H.F. [1977]:
"Pipeline Architecture", Computer Survey, Vol. 9, No. 1, March 1977, pp 61-102.

REDDAWAY, S.F. [1973]:
"DAP - a Distributed Array Processor", Proc. of First Symp. on Computer Architecture, 1973, pp 61-65.

RICHARD, J., SWAN, R.J., BECHTOLSHEIN, A., LAI, K.W. and OUSTERHOUT, J.K. [1977]:
"The Implementation of the Cm* Multi-Multiprocessor", National Computer Conference, 1977, pp 637-646.

RUDOLPH, J.A. [1972]:
"A Production Implementation of an Associative Array Processor: STARAN", in Proc. AFIPS 1972, Fall Joint Computer Conf., Vol. 41, Pt. 1, AFIPS Press, Montvale, NJ, 1972, pp 229-241.

SATYANARAYANAN, M. [1980]:
"Commercial Multiprocessing Systems", IEEE Computer, Vol. 13, No. 5, May 1980, pp 75-98.

SEDGENICK, R. [1984]:
"Algorithms", Addison-Wesley Publishing Company, Reading, Massachusetts.

SEIGEL, H.J.
"Interconnection Networks for SIMD Machines", IEEE Computer, June 1979, pp. 57-65.

SHAPIRO, E. [1984]:
"Systolic Programming: a Paradigm of Parallel Processing". Department of Applied Mathematics, the Weizmann Institute of Science, Rehovot 76100, Israel, Draft, Sept. 1984.

SHOCMAN, W. [1960]:
"Parallel Computing with Vertical Data", in Proc. 1960 Eastern Joint Computer Conf., NY, 1960, pp 111-115.

SHORE, J.E. [1973]:
"Second Thoughts on Parallel Processing", Comput. Elect. Eng., 1973, pp 95-109.

SLADE, A. and MCMAHON, H.O. [1957]:
"A Cryotron Catalog Memory System", Proc. 1956 Eastern Joint Computer Conf., American Inst. of Electrical Engineers, New York, 1957, pp 115-120.

SLOTNICK, D.L., BORCH, W.C. and MCREYNOLDS, R.C. [1962]:
"The SOLOMON Computer", 1962 Fall Joint Computer Conf., American AFIPS Proc. Vol. 22, Washington, Spartan, DC 1962, pp 97-107.

SLOTNICK, D.L., BORCH, W.C. and MCREYNOLDS, R.C. [1963]:
"The SOLOMON Computer - a Preliminary Report", Proc. 1962 Workshop on Computer Organisation, Washington, Spartan DC, 1963, pp 66-92.

SLOTNICX, D.L. [1967]:
"Unconventional Systems", Proc. AFIPS Spring, Joint Computer Conf., 1967, pp 477-481.

SMITH, B.J. [1981]:
Architecture and Applications of the HEP Multiprocessor Computer Systems", Proc. SPIE Conf. Real Time Signal Processing 4, Vol. 298, 1981.

SQUIRE, J.S. [1963]:
"A Translation Algorithm for a Multiprocessor Computer", Proc. 18th ACM Natl. Conf. 1963.

STEVENS, K.G. Jr [1975]:
"CFD - a FORTRAN-like language for the ILLIAC IV, SIGPLAN Vol. 10, No. 3, 1975, pp 72-80.

STONE, H.S. [1967]:
"One-Pass Compilation of Arithmetic Expressions for a Parallel Processor", Comm. ACM, Vol. 10, No. 4, April 1967, pp 220-223.

STONE, H.S. [1968]:
"Associative Processing for General Purpose Computers through the use of Modified Memories" in Proc. AFIPS 1968 Fall, Joint Computer Conference, Thompson Books Co, Washington DC, pp 949-955.

STONE, H.S. [1971]:
"Parallel Processing with the Perfect Shuffle", IEEE Trans. on Computers, Vol. C-10, Feb. 1971, No. 2, pp 153-161.

STONE, H.S. [1973]:
"Problems of Parallel Computation". In Complexity of Sequential and Parallel Algorithms, edited by J.F. Traub, Academic Press, New York, 1973, pp 1-16.

STONE, H.S. [1980]:
"Parallel Computers" in Introduction to Computer Architectures, Stone, H S (Ed), SRA, Chicago, USA, 1975, pp 318-374.

SWAN, R.J., FULLER, S.H. and SIEWIOREK, D.P.
"Cm* - a Modular Multi-Microprocessor", National Computer Conference, 1977 pp 637-646.

TANG, C.Y. and LEE, R.C. [1984]:
"Optimal Speed-up of Parallel Algorithms Based upon Divide-andConquer Strategy", Information Science, Vol. 32, pp 173-186.

TEXAS Instruments, II, IV and VI:
"Texas Instruments DX10 Operating System", Reference Manual, Vols. II, IV and VI, Computer Studies Dept., Loughborough University, UK.

THOMAS, C.D. and KUNG, H.T. [1977]:
"Sorting on a Mesh-Connected Parallel Computer", CACM, Vol. 20, No. 2, 1977, pp 263-271.

THOMPSON, J.R. [1986]:
"The CRAY-1, the CRAY X-MP, the CRAY-2 and Beyond: the Supercomputers of CRAY Research", Supercomputers, Class VI Systems, Hardware and Software, S. Fernback (ed), North-Holland, pp 69-81.

THURBER, K.J. and WALD, L.D. [1975]:
"Associative and Parallel Processors", Computing Surveys, Vol. 7, No. 4, Dec. 1975, pp 215-255.

UNGER, S.H. [1958]:
"A Computer Oriented Toward Spatial Problems", Proc. IRE, Oct. 1958, pp 17-44.

VICK, C.R. and MERWIN, R.E. [1973]:
"An Architecture Description of a Parallel Processing Element", in Proc. 1973 International Workshop on Computer Architecture.

WANG, P.S. and LIU, M.T. [1980]:
"Parallel Processing of High-level Language Programs", in Proceedings of the 1980 Intern. Conf. on Parallel Processing, Computer Society Press, 1980, pp 17-25.

WATANABE, T., KATAYAMA, H. and IWAYA, A. [1986]:
"Introduction of NEC Supercomputer SX System", Supercomputers, Class VI Systems, Handware and Software, S. Femback (ed), North-Holland, pp

WIDDOES, L.C. Jr. [1980]:
"The S-1 Project: Developing High-Performance Digital Computers", IEEE COMPCON Proc. Spring 1980, pp 282-291.

WILSON, D.E. [1972]:
"The PEPE Support Software System", IEEE COMPCON, 1972, pp 61-64.

WULF, W. and BELJ, C.G:
"Cmmp a Multi-Mini-Processor", AFIPS Fall Joint Computer Conf., American AFIPS Proc., Vol. 22, Washington, Spartan, DC, 1962, pp 97107. 1972 FJCC, pp 765-777.

## APPENDICES

Appendix A
SELECTED PARALLEL PROGRAMS

| 1: | C | *** Program 4.1 *** 387 |
| :---: | :---: | :---: |
| 2 : | c |  |
| 3: | C | Parallel sequential search algorithm |
| 4: | c | version 1.0 of an unordered set of |
| $5:$ | c | real numbers. |
| 6 : | C |  |
| 7 : | c | $k \quad: ~ a n ~ u n o r d e r e d ~ a r r a y . ~ r e a l ~ v a l u e s . ~$ |
| 8 : | c | key : the key value to be searched. |
| 9 : | c | n : the problem size. |
| 10: | c | nproc : Number of paths. |
| 11: | c | nelem : number of element per sub-group. |
| 12: | c |  |
| 13: | c | this algorithm assumes the follolwing assumptions. |
| 14 : | c |  |
| 15 : | c | 1 : keys in the array are not repeated. |
| 16: | c | 2 : unsuccessful searches are not considered |
| 17 : | c | key is the ikey.th element of k. |
| 18: | c | 3 : processors broadcast their seaching result |
| 19 : | c | through a shared memory variable "found" |
| 20 : | c | which takes 0 for false and 1 for true. |
| 21: | c |  |
| 22 : |  | dimension $k(8192)$, itime(144), ind(100), t(100) |
| 23: |  | integer fi, found, fausse, vraie,find |
| 24: | c | declare the shared data. |
| 25: | c |  |
| 26 : |  | \$shared $n, m, k$, ind, find, found, fausse, vraie, ikey, fi, itime |
| 27 : |  | \$shared nproc,key |
| 28 : |  | \$region cr |
| 29 : | c | initialize parallelism |
| 30 : | C |  |
| 31 : |  | \$usepar |
| 32: |  | $\mathrm{n}=8192$ |
| 33 : |  | fausse=0 |
| 34 : |  | vraie= 1 |
| $35:$ | c | obtain the number of active processors. |
| $36:$ |  | call nprocs( nproc ) |
| 37 : | c | random generation of the array $k$. |
| 38 : | C | size fixed to 8192 elements. |
| 39 : |  | iran=ran(-1) |
| 40 : |  | do $100 \mathrm{i}=1, \mathrm{n}$ |
| 41: | 100 | $k(i)=n-i$ |
| 42 : | c |  |
| 43: |  | do $105 \mathrm{i}=1,100$ |
| 44: |  | $x=r a n(1)$ |
| $45:$ |  | ind (i) $=1+(1.0-x) * n$ |
| 46: | 105 | continue |
| 47 : | c | 100 locations where the target keys are |
| 48 : | c | supposed to be found in are randomly generated |
| 49: | c |  |
| 50 : | c | sort ind in increasing order of values. |
| 51: |  | in=100 . |
| 52: | 106 | if(in.eq.1) goto 107 |
| 53 : |  | $\max =1$ |
| 54 : |  | do $108 \mathrm{i}=1$, in |
| 55: |  | if(ind(max).1t.ind(i)) max=i |
| 56 : | 108 | continue |
| 57: |  | sav=ind(in) |
| 58 : |  | ind (in) $=$ ind ( $\max$ ) |
| 59 : |  | ind (max) $=$ sav |
| 60 : |  | in=in-1 |
| 61: |  | goto 106 |
| 62 : | 107 | continue |
| 63 : | c |  |
| 64 : |  | do 120 irep=1,100 |
| $65:$ |  | ikeymind(irep) |
| 66 : |  | key=k(ikey) |



| 1: | C | *** Program 4.2 *** 389 |
| :---: | :---: | :---: |
| 2 : | c |  |
| 3 : | c | Parallel sequential search algorithm |
| 4: | c | Version 2.0 of an unordered set of |
| 5 : | c | real numbers. |
| 6: | c |  |
| 7 : | c | $k \quad: ~ a n ~ u n o r d e r e d ~ a r r a y . ~ r e a l ~ v a l u e s . ~$ |
| 8 : | c | key : the key value to be searched. |
| 9 : | c | $\mathrm{n} \quad$ : the problem size. |
| 10: | c | nproc : number of sub-groups. |
| 11: | c | nelem : number of element per sub-group. |
| 12: | c |  |
| 13 : | c | This algorithm assumes the follolwing assumptions. |
| 14: | c |  |
| 15: | C | 1 : keys in the array are not repeated. |
| 16 : | c | 2 : unsuccessful searches are not considered |
| 17: | c | key is the ikey.th element of $k$. |
| 18: | c | 3 : processors broadcast their seaching result |
| 19 : | c | through a shared memory variable "found" |
| 20: | c | which takes 0 for false and 1 for true. |
| 21: | c |  |
| 22: |  | dimension $k(1024 * 1024)$, itime(144), ind(100), t(100) |
| 23: |  | integer fi,found,fausse,vraie,find |
| 24: | c | declare the shared data. |
| 25: | C |  |
| 26: |  | \$shared $n, m, k$, ind, find, found, fausse, vraie, ikey, fi, itime |
| 27: |  | \$shared nproc,key |
| 28 : |  | \$region cr |
| 29 : | c | initialize parallelism |
| $30:$ | c |  |
| 31 : |  | \$usepar |
| 32: |  | $\mathrm{n}=1024$ *1024 |
| 33: |  | fausse=0 |
| 34 : |  | vraie= 1 |
| 35: | c | obtain the number of active processors. |
| $36:$ |  | call nprocs( nproc ) |
| 37: | c | random generation of the array $k$. |
| 38 : | c | size fixed to 1 Million elements. |
| 39 : |  | iran=ran (-1) |
| 40: |  | do $100 \mathrm{i}=1, \mathrm{n}$ |
| 41: | 100 | $k(i)=n-i$ |
| 42: | c |  |
| 43: |  | do $105 \mathrm{i}=1,100$ |
| 44: |  | $x=r a n(1)$ |
| 45 : |  | ind (i) $=1+(1,0-x) * n$ |
| 46 : | 105 | continue |
| 47 : | c | 100 locations where the target keys are |
| 48 : | C | supposed to be found in are randomly generated |
| 49: | C |  |
| 50 : | c | sort ind in increasing order of values. |
| 51: |  | in=100. |
| 52: | 106 | if(in.eq.1) goto 107 |
| 53: |  | $\max =1$ |
| 54: |  | do 108 i=1,in |
| 55: |  | if(ind(max).lt.ind(i)) max=i |
| 56: | 108 | continue |
| 57 : |  | savmind(in) |
| 58 : |  | ind(in) =ind(max) |
| 59 : |  | ind $(\max )=s a v$ |
| 60 : |  | inmin-1 |
| 61 : |  | goto 106 |
| 62 : | 107 | continue |
| $63:$ | c |  |
| 64 : |  | do 120 irep=1,100 |
| 65 : |  | ikey=ind(irep) |
| 66 : |  | key=k(ikey) |




68
69 :
70 : 71 : 72: 73 : 74 : 75 :
call timout(itime)

500
c
write(*,10)
call printt(itime)
10
\$stop
format(/,' BS version 1.0 ',/)
\$end

| 1: | c | 3 |
| :---: | :---: | :---: |
| 2 : | c | *** Program 4.4 *** |
| 3: | c |  |
| 4: | c | Parallel binary search algorithm |
| 5 : | c | version 2.0 |
| 6: | c | the number of paths is always |
| 7: | c | equal to the number of activated |
| 8 : | c | processors. |
| 9: | c |  |
| 10: | c |  |
| 11: | c | The way the array is divided is as follows |
| 12: | c | if $p$ is the number of procesor and if me |
| 13: | c | is the processor-name the me has access to |
| 14: | c | the locations indexed by $\mathrm{p}^{*} \mathrm{k}+\mathrm{me}+1$ where $k$ |
| 15 : | c | is an integer. |
| 16: | c |  |
| 17: | c | $k \quad$ non-decreasing ordered array of size n . |
| 18 : | c | key key to be searched in $k$. |
| 19: | c |  |
| 20: | c | nb : all these variables are shared. |
| 21: | c |  |
| 22: |  | dimension $k(8 * 1024)$, itime(144) |
| 23: |  | \$shared k,n,fi,itime,key,ikey |
| $24:$ |  | \$shared nproc |
| 25: |  | \$region cr |
| 26: |  | integer low,mid,high,fi,find,rak |
| 27: | c |  |
| 28: | c | start parallelism. |
| 29: | c |  |
| 30: |  | \$usepar |
| 31: |  | $\mathrm{n}=8 \times 1024$ |
| 32: | c | compute the number of activated processors. |
| 33 : |  | call nprocs( nproc) |
| 34: | c | iranmran (-1) the array elements are randomly fenerated. |
| 36: |  | do $90 \quad i=1, n$ |
| 37: | 90 | $k(i)=1+r a n(1)$ |
| 38: | c | \$ start timing. |
| 39: |  | \$doall 150 |
| 40 : |  | call timest |
| 41: | 150 | \$parend |
| 42 : | c |  |
| 43 : | c | a 1000 different target keys are searched in |
| 44 : | c | every iteration. |
| 45: | c |  |
| 46 : |  | \$dopar $200 \mathrm{me}=1, \mathrm{nproc}$ |
| 47: |  | do 140 irep=me, 1000 , nproc |
| 48 : |  | $x=r a n(1) \quad$, |
| 49: |  | ikey $=1+(1.0-x) *$ n |
| 50: |  | $\mathrm{ky}_{\mathrm{f}=\mathrm{k}}(\mathrm{iky})$ |
| 51: |  | $\mathrm{fi}=0$ |
| 52: |  | np=nproc |
| 53: |  | kar=key perform the binary search on this path |
| 54: | c | perform the binary search on this path. <br> low=me |
| 56 : |  | high=n+low-np |
| 57: | 300 | if (high-low.eq.0.or.fi.ne.0) goto 310 |
| 58 : |  | midznp*( ( 1 low-me $) / \mathrm{np}+(\mathrm{high}-\mathrm{me}) / \mathrm{np}) / 2)+\mathrm{me}$ |
| 59: |  | if(kar-k(mid)) 320,321,322 |
| 60: | 320 | high=mid-np |
| 61: |  | goto 300 |
| 62 : | 321 | high=mid |
| 63 : |  | low=mid |
| 64 : |  | goto 300 |
| 65: | 322 | low=mid+np |
| 66: |  | goto 300 |


| $67:$ | 310 | continue |
| :--- | :--- | :--- |
| $68:$ |  | if(kar.eq.k(high)) fi=high |
| $69:$ | 200 | Sparend |
| $70:$ |  | find=fi |
| $71:$ | 140 | continue |
| $72:$ | $c$ |  |
| $73:$ |  | Sdoall 500 |
| $74:$ |  | call timout(itime) |
| $75:$ | 500 | Sparend |
| $76:$ | $c$ |  |
| $77:$ |  | call printt(itime) |
| $78:$ |  | Sstop |
| $79:$ |  | Send |


| 1: | c | *** Program 4.5 *** |
| :---: | :---: | :---: |
| 2: | c |  |
| 3: | c | Parallel binary search algorithm |
| 4: | c | version 3.0. |
| 5: | c | The number of parallel paths is always |
| 6: | c | equal to the number of activated |
| 7: | c | processors. |
| 8 : | c |  |
| $9:$ | c | The original array is divided into p sub-arrays. |
| 10: | c | Each processor takes one sub-array of length $n / \mathrm{p}$, |
| 11: | c | compares the key with the contents of the middle |
| 12: | c | point location of the associated sub-array. If |
| 13: | c | the comparison is successful, the algorithm |
| 14: | c | terminates, otherwise a decision is made to |
| 15: | c | which of the p sub-arrays does contain the |
| 16: | c | target key, the process is repeated with the |
| 17: | c | new selected and smaller sub-array. Thus the |
| 18: | c | array gets smaller after each iteration by a |
| 19 : | c | factor of $2 *$ nproc. |
| 20: | c |  |
| 21: | c | we assume the search to be successful and |
| 22: | c | therefor the present algorithm does not |
| 23: | c | consider the unsuccessful case. |
| 24: | c |  |
| 25: | c | $k \quad$ non-decreasing ordered array of sizen. |
| 26: | c | key key to be searched in $k$. |
| 27: | c |  |
| 28: | c | nb : all these variables are shared. |
| 29: | c |  |
| 30 : |  | dimension $k(8 * 1024)$, itime(144) |
| 31: |  | \$shared k,n,fi,itime,key, ikey,nproc,slow,shigh,sl,sh |
| 32 : |  | Sregion cr |
| $33:$ |  | integer slow,shigh,low,mid,high,sl,sh,fi,find |
| 34: | c |  |
| 35: | c | start parallelism. |
| $36:$ | c |  |
| 37 : |  | \$usepar |
| $38:$ |  | $\mathrm{n}=8 \times 1024$ |
| 39: | c | call compute the number of activated processors. |
| 40: |  | call nprocs( nproc) |
| 41: | c | iran=ran(-1) the array elements are randomly fenerated. |
| 43 : |  | do $90 \mathrm{i}=1$, n |
| 44 : | 90 | $k(i)=i+r a n(1)$ |
| 45: | c | start timing. |
| 46: |  | \$doall 150 |
| 47: |  | call timest |
| 48 : | 150 | \$parend |
| 49: | c |  |
| $50:$ | c | a 100 different target keys are searched in |
| 51: | c | do 140 irep 100 every iteration. |
| 52: |  | do 140 irep $=1,100$ |
| 53 : |  | $x=r a n(1)$ |
| 54 : |  | ikey $=1+(1.0-\mathrm{x}){ }^{\text {n }}$ |
| 55: |  | key=k(ikey) |
| 56: |  | $\mathrm{fi}=0$ |
| 57: | c | start processing. |
| $58:$ |  | slow=1 |
| 59: |  | shighmn |
| 60 : | c |  |
| 61: | 250 | if(shigh-slow.eq.0) goto 260 |
| 62: |  | \$dopar $200 \mathrm{me}=1, \mathrm{nproc}$ |
| 63: |  | nelem=(shight1-slow)/nproc |
| 64: |  | lown(me-1)*nelem+slow |
| 65: |  | high=low+nelem-1 |
| 66 : |  | if(me.eq.nproc) high=shigh |

67 :

```
```

c compute the middle point

```
```

c compute the middle point
mid=(low+high)/2
mid=(low+high)/2
if(key.ne.k(mid))goto 310
if(key.ne.k(mid))goto 310
c
c
310
310
c
c
c
c
320
320
c
c
c
c
330
330
200
200
260
260
140
140
c
c
500
500
c

```
c
```

```
            sl=mid
```

            sl=mid
                    sh=mid
                    sh=mid
                goto 330
                goto 330
        if(k(low).gt.key.or.key.gt.k(mid)) goto 320
        if(k(low).gt.key.or.key.gt.k(mid)) goto 320
                                    the key is located in the interval
                                    the key is located in the interval
                                    [k(low)...k(mid)[
                                    [k(low)...k(mid)[
            sh=mid-1
            sh=mid-1
            sl=low
            sl=low
            goto 330
            goto 330
                if(k(mid).gt.key.or.key.gt.k(high))goto 330
                if(k(mid).gt.key.or.key.gt.k(high))goto 330
                                    the key is located in the interval
                                    the key is located in the interval
                                    jk(mid)...k(high)]
                                    jk(mid)...k(high)]
                                    sl=mid+1
                                    sl=mid+1
                                    sh=high
                                    sh=high
                                    continue
                                    continue
    \$parend
\$parend
slow=sl
slow=sl
shigh=sh
shigh=sh
goto 250
goto 250
continue
continue
continue
continue
stop timing.
stop timing.
\$doall 500
\$doall 500
call timout(itime)
call timout(itime)
\$parend
\$parend
call printt(itime) print the time.
call printt(itime) print the time.
\$stop
\$stop
\$end

```
$end
```

| 1: | c | ** 397 |
| :---: | :---: | :---: |
| 2 : | c | *** Program 4.6 *** |
| 3: | c |  |
| 4 : | c | Fast sequential jump searching algorithm : |
| 5: | c | ****************************************** |
| 6: | c |  |
| 7 : | c | simple jump searching algorithm |
| 8 : | c |  |
| 9: | c | the jump size is defined to be square root ot the |
| 10: | c | size of the array to be searched. |
| 11: | c |  |
| 12: | c | $k \quad$ non-decreasing ordered array of size $n$. |
| $13:$ | c | key key to be searched in $k$. |
| 14 : | c |  |
| 15: | c | nb : all these variables are shared. |
| 16: | c |  |
| 17: |  | dimension $k(64 * 1024)$, itime(144), ind(100) |
| $18:$ |  | \$shared k,n,fi,itime,key,ikey,nproc,jsizl |
| 19: |  | Sregion cr |
| 20: |  | integer fi |
| 21: | c |  |
| 22: | c | start parallelism. |
| 23 : | c |  |
| 24: |  | \$usepar |
| 25: |  | $\mathrm{n}=64 \times 1024$ |
| 26: |  | jsiz1=n**(1./2.) |
| 27: |  | write(*,10) |
| $28:$ | 10 | format(/'' SJS algorithm ', /) |
| 29: | c | compute the number of activated processors. |
| 30: |  | nproce 0 |
| 31: |  | \$doall 125 |
| 32: |  | \$enter cr |
| 33 : |  | me=nproc |
| 34: |  | nproc=nproct1 |
| 35: |  | \$exit cr |
| 36: | 125 | \$parend the array elements are randomiy fenerated |
| 37: | c | the array elements are randomly fenerated. id=ran(-1) |
| 39 : |  | do $130 \mathrm{i}=1, \mathrm{n}$ |
| 40 : | 130 | k(i) $=1$ |
| 41 : | c | a N locations where the target keys are |
| 42: | c | supposed to be found in are randomly generated |
| 43: | c |  |
| 44 : | c |  |
| 45: |  | do $135 \mathrm{i}=1,100$ |
| 46 : |  | $x=r a n(1) \quad$ a |
| 47: |  | ind(i) $=1+(1.0-x) * n$ |
| 48: | 135 | continue 100 locations where the target keys are |
| 49: | c | 100 locations where the target keys are |
| 50: | c | supposed to be found in are randomly generated |
| 51: | c | do 140 irep=1,100,4 |
| 53 : |  | ikey=ind(irep) |
| 54: |  | key=k(ikey) |
| 55: | c |  |
| 56: | c | start timing procedure. |
| 57 : | c |  |
| 58 : |  | \$doall 145 |
| 59 : |  | call timest |
| 60 : | 145 | \$parend |
| $61:$ | c |  |
| 62 : |  | do 155 iii=1,1000 |
| 63: |  | \$doall 150 |
| 64 : |  | $k y=k e y$ |
| $65:$ |  | lfi=0 |
| 66 : | c |  |


| 67: | c | simple jump searching method. 398 |
| :---: | :---: | :---: |
| 68: |  |  |
| 69: |  | i=me*jsizi+1 |
| $70:$ |  | jsiz=nproc*jsiz1 |
| 71: | 160 | if(k(i).ge.ky.or.i.gt.n)goto 165 |
| 72 : |  |  |
| 73: |  | goto 160 |
| 74: | 165 | continue |
| 75: |  | if (i.le.n) goto 170 |
| 76: |  | ii=1 |
| 77: | 180 | if( ii.gt.nproc.or.i.le.n) goto 185 |
| 78: |  | i=i-jsizl |
| 79: |  | ii=ii+1 |
| 80: |  | goto 180 |
| 81: | 185 | continue |
| 82: |  | i=i+jsizl |
| 83: | 170 | continue |
| 84: | c | Find the block where the key is likely to be in |
| 85: | c | For nproc processors there are nproc sub-blocks to choos |
| 86: | c | from. The selected sub-block will be also searched in |
| 87: | c | parallel. |
| 88: |  | ii=1 |
| 89: | 190 | if ( ii.gt.nproc ) goto 195 |
| 90: |  | lasti=i-jsizl |
| 91: | c | Ensure that lasti is defined. |
| 92: |  | if(lasti.gt.0) goto 200 |
| 93: |  | ii=nproc+1 |
| 94 : |  | lasti=me+1 |
| 95: |  | goto 190 |
| 96: | 200 | continue |
| 97 : |  | i=lasti |
| $98:$ |  | if ( k(i).gt.ky) goto 205 |
| 99: |  | ii=nproc+1 |
| 100: |  | $i=1$ asti+me |
| 101: | 205 | continue |
| 102: |  | i $i=1 i+1$ |
| 103: |  | goto 190 |
| $104:$ | 195 | continue |
| 105: | c | forward sequential search of the just passed block |
| 106: | 210 | if(k(i).ge.ky)goto 215 |
| 107: |  | $\mathrm{i}=\mathrm{i}+\mathrm{nproc}$ |
| 108: |  | goto 210 |
| 109: | 215 | continue |
| 110: |  | if(i.le.n.and.k(i).eq.ky)lfi=i |
| 111: | c | target key is found at location i |
| 112: | 150 | \$parend |
| 113: | 155 | continue |
| 114: | c | stop timing. |
| 115: |  | \$doall 220 |
| 116: |  | call timout(itime) |
| 117: | 220 | \$parend |
| 118: | c | (1) print the time |
| 119: |  | tim=itime(1)+itime(2)*. 001 |
| 120: |  | write(*,30)tim |
| 121: | 30 | format(f8.3) |
| 122: | 140 | continue |
| 123: |  | \$stop |
| 124: |  | \$end |


| 1: | c | 399 |
| :---: | :---: | :---: |
| 2 : | c | *** Program 4.7 *** |
| 3 : | c |  |
| 4: | c | Fast sequential jump searching algorithm : |
| 5 : | c | ****************************************** |
| 6 : | c |  |
| 7 : | c | two-level simple jump searching algorithm |
| 8 : | c |  |
| 9 : | c | two levels of jumps are involved. the first jump |
| 10: | c | is defined by $n * *(1 / 2)$ and the second level jump |
| 11: | c | size is $n^{* *}(1 / 4)$. $n$ is the array size. |
| 12: | c |  |
| 13: | c | the sequential part is carried out forwards. |
| 14: | c |  |
| 15: | c | $k$ non-decreasing ordered array of size n . |
| 16: | c | key key to be searched in $k$. |
| 17: | c |  |
| 18 : | c | nb : all these variables are shared. |
| 19: | c |  |
| $20:$ |  | dimension $k(64 * 1024)$, itime(144), ind(100) |
| 21: |  | \$shared k,n,fi,itime,key,ikey,nproc,jsiz1,jsiz2 |
| 22: |  | \$region . cr |
| 23: |  | integer fi |
| 24: | c |  |
| 25: | C | start parallelism. |
| 26: | C |  |
| 27: |  | \$usepar |
| 28 : |  | write(*,10) |
| 29: | 10 | format (/, 'tLSJS version 1.0',/) |
| $30:$ |  | n=64*1024 |
| 31 : |  | jsiz1=n**(1./2.) |
| 32 : |  | jsiz2=n**(1./4.) |
| $33:$ | c | compute the number of activated processors. |
| 34 : |  | nproc=0 |
| $35:$ |  | \$doall 100 |
| 36 : |  | \$enter cr |
| 37 : |  | mexnproc |
| 38 : |  | nproc=nproc+1 |
| 39 : |  | \$exit cr |
| 40 : | 100 | \$parend |
| 41 : | c | the array elements are randomly fenerated. |
| 42 : |  | iran=ran(-1) |
| 43: |  | do $110 \mathrm{i}=1, \mathrm{n}$ |
| 44 : | 110 | $k(i)=i$ |
| 45: | c | 100 locations where the target key is to be found |
| 46: | C | in are randomly generated. . |
| 47: | c |  |
| 48 : |  | do 115 irep $=1,100$ |
| 49 : |  | $x=r a n(1)$ |
| 50 : |  | ind(irep) $=1+(1.0-x) * n$ |
| 51: | 115 | continue |
| 52: |  | do 120 irep $=1,25$ |
| 53 : |  | ikey=ind(irep) |
| 54 : |  | key $=\mathrm{k}(\mathrm{ikey})$ |
| 55: | c | start timing. |
| 56 : |  | \$doall 125 |
| 58: | 125 | \$parend |
| 59 : |  |  |
| 60: | c | a N locations where the target keys are |
| 61: | c | supposed to be found in are randomly generated |
| 62 : | C |  |
| $63:$ | C |  |
| 64: |  | \$doall 130 |
| $65:$ |  | do 135 iii $=1,1000$ |
| 66 : |  | ky=key |

68:
69:
c
c
c
70:
71:
72:
$73:$
74:
75:
76:
$77:$
$78:$
79:
80:
155
81:
82:
83 :
84 :
85:
86:
87:
88:
89:
90 :
91:
92:
93:
94 :
95:
96:
97:
98:
99:
100:
101:
102:
103:
104:
105:
106:
107:
108 :
109:
110:
111:
112:
113:
114:
115:
116 :
117:
118:
119:
120:
121:
122:
123:
124:
125:
126 :
127:
128:
129:
130 :
131:
132:
140

160
150
c
c
165
c
65

```
    *
```

```
    *
```

175
190
c
205
170
c
185
c
225
180
210
200
c
215
i=me*jsiz1+1
jsiz=nproc*jsizi
two-level simple jump searching method.
140 if(k(i).ge.ky.or.i.gt.n)goto 145
$i=i+j s i z$
goto 140
continue
if (i.le.n) goto 150
ii=1
if( ii.gt.nproc.or.ii.le.n) goto 160
i=i-jsizl
ii=i $i+1$ goto 155
continue
$i=i+j s i z 1$
continue
if(k(i).ge.ky.or.i.gt.n)goto 145
$i=i+j s i z$
goto 140
Adjust the index if it is greater than $n$.
ii=1
if( ii.gt.nproc) goto 170
lasti=i-jsizi
Ensure that lasti is defined.
if(lasti.gt.0) goto 175
ii=nproc + 1
lasti=me*jsiz2+1
goto 165
continue
imlasti
if( $k(i) . g t . k y)$ goto 180
ii=nproc+1
i=lasti+me*jsiz2
continue
ii=ii+1
goto 165
continue
Second block search level
jsiz=nproc*jsiz2
if(k(i).ge.ky.or.i.gt.n)goto 190
$i=i+j s i z$
goto 185
continue Adjust once more the index $i$
continue Adjust once more the index $i$
if (i.le.n) goto 200
ii=1
if( ii.gt.nproc.or.ii.le.n) goto 210
$i=i-j s i z 2$
ii=ii+1
goto 205
continue
$i=i+j s i z 2$
continue
ii=1
215 if(ii.gt.nproc) goto 220
lasti=i-jsiz2
Ensure that lasti is defined.
if(lasti.gt.0) goto 225
ii=nproc + 1
lasti=me+1
goto 215
continue
a possible target key was just passed.
apply the second level of the method.
a possible target key was just passed.

```
133:
i=lasti
if ( \(k(i) . g t . k y)\) goto 230
ii=nproc+1
i=lasti+me
135:
136:
137:
138:
139 :
140 :
141:
142:
143:
144:
145:
146 :
147:
148:
149:
150:
151:
152:
153:
154:
155:
156:
157:
158:
159:
160 :
161:
162:
```

continue
ii=ii+1
goto 215
continue
c
c
c
235

240
c
135
130
c

500
c

20
120
continue
\$parend
\$doall 500
\$parend
format(2f8.3)
continue

```
forward sequential search of the just passed block.
if(k(i).ge.ky)goto 240
\(i=i+n\) proc
goto 235
continue
if(i.le.n.and.k(i).eq.ky)lfi=i
target key is found at location i
call timout(itime)
timl=itime(1)+.001*itime(2)
write(*,20)tim1
\$stop
\$end
```

| : | c | 402 |
| :---: | :---: | :---: |
| 2 : | C | *** Program 4.8 *** |
| 3: | c |  |
| 4: | C | Fast sequential jump searching algorithm : |
| 5 : | c | ****************************************** |
| $6:$ | c |  |
| 7 : | c | two-level fixed jump searching algorithm |
| 8: | C |  |
| 9: | c | two levels of jumps are involved. the first jump |
| 10: | c | is defined by $n * *(2 / 3)$ and the second level jump |
| 11: | c | size is $n * *(1 / 3)$. $n$ is the array size. |
| 12: | c |  |
| 13: | c | the sequential part is carried out forwards. |
| 14: | c |  |
| 15: | c | $k \quad$ non-decreasing ordered array of size n . |
| 16: | c | key key to be searched in $k$. |
| 17: | C |  |
| 18: | c | nb : all these variables are shared. |
| 19: | C |  |
| 20: |  | dimension $k(64 * 1024)$, itime(144), ind(100) |
| 21: |  | \$shared k,n,fi,itime,key,ikey,nproc,jsiz1,jsiz2 |
| 22: |  | \$region cr |
| 23: |  | integer fi |
| 24: | c |  |
| 25: | c | start parallelism. |
| 26: | C |  |
| 27: |  | \$usepar |
| 28: |  | write(*,10) |
| 29: | 10 | format (/, TLFJS version 1.0',/) |
| 30: |  | $\mathrm{n}=64 * 1024$ |
| 31: |  | jsiz1=n** (2./3.) |
| 32: |  | jsiz2=n**(1./3.) |
| 33: | c | compute the number of activated processors. |
| 34: |  | nproc=0 |
| 35: |  | \$doall 100 |
| $36:$ |  | Senter cr |
| 37: |  | me=nproc |
| 38: |  | nproc=nproct1 |
| 39: |  | \$exit cr |
| 40 : | 100 | \$parend |
| 41: | c | the array elements are randomly fenerated. iran=ran(-1) |
| 43: |  | do $110 \quad i=1, n$ |
| 44: | 110 | $k(i)=i$ |
| 45 : | c | 100 locations where the target key is to be found |
| 46: | c | in are randomly generated. |
| 47: | c |  |
| 48 : |  | do 115 irep=1,100 |
| 49: |  | x=ran(1) |
| 50 : |  | ind (irep) $=1+(1.0-x) * n$ |
| 51: | 115 | continue |
| 52: |  | do 120 irep=1,100 |
| 53: |  | ikey=ind(irep) |
| 54: |  | key $=$ k(ikey) |
| 55: | c | start timing. |
| 56: |  | \$doall 125 |
| 57: | 125 | call timest <br> \$parend |
| 59: |  |  |
| 60 : | c | a $N$ locations where the target keys are |
| 61: | C | to be found in are randomly generated |
| 62: | c |  |
| 63 : | c |  |
| 64: |  | \$doall 130 |
| 65: |  | do 135 iii=1,1000 |
| 66: |  | ky=key |

i=me*jsizl
if(me.eq. 0 ) $i=1$
jsiz=nproc*jsizl
if(k(i).ge.ky.or.i.gt.n)goto 145
$i=i+j s i z$
goto 140

```
145
```

c
155
140
continue
Adjust the index if it is greater than $n$.
if (i.le.n) goto 150
ii=1
if( ii.gt.nproc.or.ii.le.n) goto 160
$i=i-j s i z 1$
ii=iji+1
goto 155
continue
$i=i+j$ siz1
continue
a possible target key was just passed.
apply the second level of the method.
ii=1
if( if.gt.nproc) goto 170
lastizi-jsizl
Ensure that lasti is defined.
if(lasti.gt.0) goto 175
ii=nproc + 1
lasti=me*jsiz2
if(me.eq.0) lasti=1
goto 165
continue
i=lasti
if( $k(i) . g t . k y)$ goto 180
ii=nproc+1
i=lasti+me*jsiz2
continue
ii=ii+1
goto 165
continue
Second block search level
jsiz=nproc*jsiz2
if(k(i).ge.ky.or.i.gt.n)goto 190
$i=i+j s i z$
goto 185
continue
Adjust once more the index i
if (i.le.n) goto 200
ii=1
if( ii.gt.nproc.or.ii.le.n) goto 210
$i=i-j s i z 2$
ii=ij+1
goto. 205
continue
$i=i+j s i z 2$
continue
a possible target key was just passed.
ii=1
if( ii.gt.nproc) goto 220
lasti=i-jsiz2
Ensure that lasti is defined.
if(lasti.gt.0) goto 225
ii=nproc + 1
lasti=me+1

133:230
goto 215
continue
i=lasti
if( $k(i) . g t . k y)$ goto 230
ii=nproc+1
$i=1$ asti+me
continue
ii=ii+1
goto 215
continue
forward sequential search of the just passed block.
if(k(i).ge.ky)goto 240
$i=i+n p r o c$
goto 235
continue
if(i.le.n.and.k(i).eq.ky)lfi=i
target key is found at location i
continue
\$parend
stop timing.
\$doall 500
call timout(itime)
\$parend
print the time.
timaitime(1)+.001*itime(2)
write(*,20)tim
format(f8.3)
continue
\$stop
Send


67:

85:
86:
87:
88:
89:
90:
$i=i+p t l$
$k=k+1$
$j=j+1$
goto 320
340
350
420
c
c

435
c

410
400
10
20
$i=i+1$
goto 300
continue
\$parend
.
\$doall 435 call timout(itime)
\$parend
compute timing in second.
it=irep/10+1
t(it)=itime (3)+.001*itime (4)
if(it.eq.10)write(*,20)t
continue
continue
\$stop
format(125a1)
format(10f7.2)
\$end


```
67:
68: 210
69:
70:
71:
    220
    300
73:
74:
75:
76:
77:
78:
79:
80:
81:
        do 210 i=1,m
        h1=mod( h1*d + ichar(pat(i)),q)
        h2=0
        do 220 i=is,is+m-1
    h2mmod( h2*d + ichar(string(i)),q)
if(i.gt.ie+1-ptl) goto 350
    if( h1.ne.h2) goto 310
        an occurrence of pat is found
        fi=i-m
            h2=mod( h2 + d*q - ichar(string(i)),q)
        h2=mod( h2*d + ichar( string(i+m)),q)
        i=i+1
        goto 300
    continue
$parend
                                    stop timing.
        $doall 435
                call timout(itime)
        $parend
                                compute timing in second.
            it=irep/10+1
                t(it)=itime(3)+.001*itime(4)
                if(it.eq.10)write(*,20)t
    continue
continue
$stop
format(125a1)
format(11f7.2)
$end
```


$65:$
goto 103
$j=j+1$
$k=k+1$
$n e x t(j)=k$
if(pat $(j)$
if(pat(j).eq.pat(k))next(j)=next(k)
goto 100
continue
start parallelism.
\$dopar 425 ipath=1, nproc
nelem=strlen/nproc
is=(ipath-1)*nelem+1
ie=ipath *nelem+patlen-1
if(ipath.eq.nproc)ie=strlen
ptl=patlen
c
do 305 i=1,ptl
lnext(i)=next(i)
lpat(i)=pat(i)
$j=1$
$k=i s$
$j=1$
$k=i s$
get started. $\mathbf{j}=1$
300 if(k.gt.ie.or.string(k).eq.achar)goto 310
$\mathrm{k}=\mathrm{k}+1$
if(k.gt.ie)goto 350
goto 300
310 continue
char matched
$j=j+1$
$k=k+1$
$j=j+1$
$k=k+1$
if(k.gt.ie)goto 350
if(string(k).eq.lpat(j))goto 315
$j=1$ next( $j$ )
if(j.eq.1) goto 300
if (j.ne.0) goto 325
$\mathrm{j}=1$
$\mathrm{k}=\mathrm{k}+1$
if(k.gt.ie)goto 350
goto 300
325
c
350
c
c
425
c430
the knuth, morris and pratt string
matching algorithm.
copy lpat from pat \& lnext from next

```
            achar=lpat(1)
            lpat(ptl+1)=arau
lnext(ptl+1)=-1
```

    c
    300
315
if(j.gt.0) goto 320
$\mathrm{j}=1$
goto 300
continue
the algorithm terminates when all the input
is exhausted.
\$parend
\$doall 430
call timout(itime)
\$parend
it=irep $/ 10+1$
t(it)=itime (3)+.001*itime (4)
if(it.eq.10)write(*,20)t
continue
continue
\$stop

131:
two tables are precomputed. they are del0 and del2. the idea behind this method is that the search is started by comparing the leftmost character of pat and the patlen-th charater of string instead of comparing the two rightmost charaters of the two strings. for a more detaile discussion of the gains see boyer-moore's paper.
character*1 string(500000), lpat(15), line(125)
dimension ind(100), itime(144),t(10)
dimension ldel0(0:127), ldel2(15),f(15)
integer strlen,strmax, patlen,f
integer large,ptl
\$shared string,itime,ind,strlen, patlen
\$shared nproc,nelem,ikey,np
\$region cr
\$usepar
strmax $=500000$
input the string of chracters from mytext.
strlen=1
do 50 iline $=1,4000$
read(*,10)line
do $50 \quad i=1,125$
string(strlen) $=1$ ine(i)
strlen=strlen+1
if(strlen.gt.strmax) strlen=strmax
find number of processors and name them.
call nprocs (nproc)
name the processors from 1 to nproc
np=1
\$doall 60
\$enter cr
ipath=np
$n p=n p+1$
\$exit cr
\$parend
start random generator.
iran=ran(-1)
do 400 patlen $=6,15$
generate 100 random locations in string.
do $405 i=1,100$
$x=r \operatorname{an}(1)$
ind(i) $=1+(1,0-x) *($ strlen+1-patlen)
do 410 irep $=1,100,10$
ikey=ind(irep)
start timing
\$doall 420
call timest
\$parend
\$doall 425
nelem=strlen/nproc
is=(ipath-1)*nelem+1
ie=ipath*nelem+patlen-1
if(ipath.eq.nproc) ie=strlen
ptl=patlen
iky=ikey
large=strlen +100
copy lpat from string starting from ikey.

| 66 : |  | do $415 \mathrm{i}=1, \mathrm{ptl}$ |
| :---: | :---: | :---: |
| 67: |  | ik=iky+i-1 |
| 68 : | 415 | lpat(i)wstring(ik) |
| 69 : | c | ldel0 setting-up |
| 70 : |  | do $100 \mathrm{i}=0,127$ |
| 71: | 100 | ldel0(i)=ptl |
| 72: |  | do $101 \mathrm{i}=1, \mathrm{ptl}$ |
| 73: | 101 | ldel0(ichar(lpat(i)))=ptl-i |
| 74: |  | ldel0(ichar(lpat(ptl)))=1arge |
| 75: | c | ( Idel2 setting up |
| 76: |  | do $102 \mathrm{i}=1, \mathrm{ptl}$ |
| 77: | 102 | 1del2(i)=2*ptl-i |
| 78: |  | jeptl |
| 79: |  | $\mathrm{k}=\mathrm{ptl}+1$ |
| 80: | 103 | if(j.le.0) goto 106 |
| 81: |  | $\mathrm{f}(\mathrm{j})=\mathrm{k}$ |
| 82: | 104 | if(k.gt.ptl.or.lpat(j).eq.lpat(k))goto 105 |
| 83: |  | $\mathrm{k}=\mathrm{f}$ (k) |
| 84: |  | goto 104 |
| 85: | 105 | continue |
| 86: |  | $k=k-1$ |
| 87: |  | j=j-1 |
| 88: |  | 1del2(k)=min0(1del2(k), ptl-j) |
| 89: |  | goto 103 |
| 90: | 106 | continue |
| 91: |  | do $107 \mathrm{i}=1, \mathrm{k}$ |
| 92: | 107 | ldel2(i)=min0(ldel2(i), ptl+k-i) |
| 93: | c |  |
| 94: | c | the boyer moore fast string matching algorithm. |
| 95: | c |  |
| 96: |  | i=ptl-1+is |
| 97 : | 310 | if(i.le.ie)goto 300 |
| 98: | c | goto 350 input exhausted. |
| 99: |  | goto 350 fast loop |
| 100: | c | fast loop |
| 101: | 300 | i=i+ldelo(ichar(string(i))) if(i.le.ie) goto 300 |
| 103: | c | if undo loop |
| 104: |  | if(i.gt.large)goto 315 |
| 105: | c | input exhausted. |
| 106: |  | goto 350 |
| 107: | 315 | i=i-large-1 |
| 108: |  | j=ptl-1 |
| 109: | c | slow loop |
| 110: | 320 | if(j.ne.0)goto 321 |
| 111: | c | an occurrence of pat is found |
| 112: |  | i=i+2*ptl |
| 113: |  | goto 310 (i) 322 |
| 114: | 321 | if(string(i).ne.lpat(j))goto 322 |
| 115: |  | ja $\mathrm{j}^{\text {-1 }}$ |
| 116: |  | $i=i-1$ |
| 117: |  | goto 320 |
| 118: | 322 | continue |
| 119: |  | mem=ldel0(ichar(string(i))) |
| 120: |  | if(mem.eq.large) mem=0 |
| 121: |  | $\mathrm{i}=\mathrm{i}+\mathrm{max} 0(\mathrm{mem}, 1 \mathrm{del2}(\mathrm{j})$ ) |
| 122: |  | goto 310 |
| $123:$ | 350 | continue |
| 124: | c |  |
| 125: | c | the algorithm terminates when the input |
| 126: | c | is exhausted. |
| 127: | c |  |
| 128: | 425 | \$parend |
| 129 : | c | stop timing |
| $130:$ |  | \$doall 435 |
| 131: |  | call timout(itime) |

132
133:
134 :
135:
$136:$
137:
138
139
140
141:
142 :

435

410
400

10
20
it=irep/10+1
t(it)=itime (3)+.001*itime (4) if(it.eq. 10)write(*,20)t continue
continue
\$stop
format(125a1)
format(10£7.2)
send

```
\begin{tabular}{|c|c|c|}
\hline 1: & c & *** Program 5.5 *** \\
\hline 3: & c & \\
\hline 4: & \$CH & \\
\hline 5: & c & the parallel version of the Improved \\
\hline 6: & c & Boyer-Moore string searching algorithm. \\
\hline 7: & c & \\
\hline 8: & c & two tables are precomputed. they are del0 and \\
\hline 9: & c & del2. the idea behind this method is that the \\
\hline 10: & c & search is started by comparing the leftmost \\
\hline 11: & c & character of pat and the patlen-th charater of \\
\hline 12: & c & string instead of comparing the two rightmost \\
\hline 13: & c & charaters of the two strings. for a more detailed \\
\hline 14: & c & discussion of the gains see boyer-moore's paper. \\
\hline 15: & c & \\
\hline 16: & & character*1 string(500000), lpat(15), line(125) \\
\hline 17: & & dimension ind(100), itime(144),t(10) \\
\hline 18: & & dimension ldelo(0:127),1del2(15), f(15) \\
\hline 19 : & & integer strlen,strmax, patlen,f \\
\hline 20 : & & integer large,ptl \\
\hline 21: & & \$shared string,itime,ind,strlen, patlen \\
\hline 22: & & \$shared nproc,nelem,ikey,np \\
\hline 23: & & \$region cr \\
\hline 24: & & \$usepar \\
\hline 25: & & strmax \(=500000\) \\
\hline 26: & c & input the string of chracters from mytext. \\
\hline 27: & & strlen=1 \\
\hline 28 : & & do 50 ilinem1,4000 \\
\hline 29: & & read (*,10)line \\
\hline \(30:\) & & do \(50 \mathrm{i}=1,125\) \\
\hline 31: & & string(strlen)=1ine(i) \\
\hline \(32:\) & 50 & strlensstrlen+1 \\
\hline 33: & & if(strlen.gt.strmax) strlen=strmax \\
\hline 34: & c & find number of processors and name them. \\
\hline 35: & & call nprocs (nproc) \\
\hline 36: & c & name the processors from 1 to nproc \\
\hline 37: & & \(\mathrm{np}=1\) \\
\hline 38: & & \$doall 60 \\
\hline 39: & & \$enter cr \\
\hline 40 : & & ipath=np \\
\hline 41: & & \(n \mathrm{n}=\mathrm{np}+1\) \\
\hline 42: & & \$exit cr \\
\hline 43: & 60 & \$parend \\
\hline 44: & c & start random generator. \\
\hline 45: & & iranmran(-1) \\
\hline 46: & & do 400 patlen=6,15 \\
\hline 47: & c & \begin{tabular}{l}
generate 100 random locations in string. \\
do \(405 \mathrm{i}=1,100\)
\end{tabular} \\
\hline 49: & & x=ran(1) \\
\hline 50: & 405 & ind(i) \(=1+(1.0-x) *(\) strlen+1-patlen) \\
\hline 51: & & do 410 irep \(=1,100,10\) \\
\hline 52: & & ikey=ind(irep) \\
\hline 53: & c & start timing \\
\hline 54: & & \$doall 420 \\
\hline 55: & & call timest \\
\hline 56: & 420 & \$parend \\
\hline 57: & & \$doall 425 \\
\hline 58: & & nelem=strlen/nproc \\
\hline 59 : & & iss*(ipath-1)*nelem+1 \\
\hline 60: & & ie=ipath*nelem+patlen-1 \\
\hline 61: & & if(ipath.eq.nproc) ie=strlen \\
\hline 62 : & & ptl=patlen \\
\hline 63 : & & ikyikey \\
\hline 64: & & largestrlen+100 from string starting from ikey \\
\hline 65: & c & copy lpat from string starting from ikey. do \(415 \mathrm{i}=1, \mathrm{ptl}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline 67: & & \[
i k=i k y+i-1
\] \\
\hline 68: & 415 & lpat(i)=string(ik) \\
\hline 69: & C & ldelo setting-up \\
\hline 70: & & do \(100 \mathrm{i}=0,127\) \\
\hline 71: & 100 & ldel0(i)=ptl \\
\hline 72: & & do 101 1=1, ptl \\
\hline 73: & 101 & - 1del0(ichar(lpat(i)))=ptl-i \\
\hline 74: & & 1del0(ichar(lpat(ptl)))=large \\
\hline 75: & C & ldel2 setting up \\
\hline 76: & & do \(102 \mathrm{i}=1\),ptl \\
\hline 77: & 102 & 1del2(i)=2*ptl-i \\
\hline 78 : & & j=ptl \\
\hline 79 : & & \(k=p t 1+1\) \\
\hline 80: & 103 & if(j.le.0) goto 106 \\
\hline 81: & & \(\mathrm{f}(\mathrm{j})=\mathrm{k}\) \\
\hline 82: & 104 & if(k.gt.ptl.or.lpat(j).eq.lpat(k))goto 105 \\
\hline 83 : & & \(k=f(k) \quad\) mino(ldel \(2(k) p t l-j)\) \\
\hline 84 : & & ldel2(k)=min0(ldel2(k),ptl-j) \\
\hline \(85:\) & & goto 104 \\
\hline 86 : & 105 & continue \\
\hline 87 : & & \(k=k-1\) \\
\hline 88 : & & \(j=j^{-1}\) \\
\hline 89 : & & goto 103 \\
\hline 90 : & 106 & continue \\
\hline 91: & & do \(107 \mathrm{i}=1, k\) \\
\hline 92: & 107 & ldel2(i)=min0(ldel2(i), ptl+k-i) \\
\hline 93 : & c & The improved Boyer-Moore fast string matching algorithm. \\
\hline 94: & c & The improved Boyer-moore fast string matching algorithm. \\
\hline \(95:\) & C & \\
\hline 96: & & \(i=p t l-1+i s\) \\
\hline 97 : & 310 & if(i.le.ie)goto 300 \\
\hline 98 : & c & input exhausted. \\
\hline 99: & & goto 350 fast loop \\
\hline 100: & c
300 & \(i=i+l\) del0(ichar(string(i))) Last loop \\
\hline 101: & 300 & \(i=i+l d e l 0(i \operatorname{char}(\mathrm{string}(i)))\) \\
\hline 102: & & if(i.le.ie) goto 300 undo loop \\
\hline 103: & C & if(i gt large)goto 315 undo loop \\
\hline 104 : & & if(i.gt.large)goto 315 input exhausted. \\
\hline 105: & C & 350 input exhausted. \\
\hline 106: & & goto 350 \\
\hline 107: & 315 & imi-large-1 \\
\hline 108 : & & j=ptl-1 \\
\hline 109: & c & slow loop \\
\hline 110: & 320 & if(j.ne.0)goto 321 an occurrence of pat is found \\
\hline 111: & c & an occurrence of pat is found \\
\hline 112: & & \(i=i+2 * p t l\) \\
\hline 113: & & goto 310 \\
\hline 114: & 321 & if(string(i).ne.lpat(j))goto 322 \\
\hline 115: & & \(j=j-1\) \\
\hline 116: & & \(i=j-1\) \\
\hline 117: & & goto 320 \\
\hline 118: & 322 & continue \\
\hline 119: & & mem=1del0(ichar(string(i))) \\
\hline 120 : & & if(mem.eq.large) mem=0 \\
\hline 121: & & \(\mathrm{i}=\mathrm{i}+\mathrm{max} 0\) (mem, \(1 \mathrm{del2}(\mathrm{j})\) ) \\
\hline 122: & & goto 310 \\
\hline 123: & 350 & continue \\
\hline 124: & C & \\
\hline 125: & c & the algorithm terminates when the input \\
\hline 126: & c & is exhausted. \\
\hline 127: & C & \\
\hline 128 : & 425 & \$parend stop timing \\
\hline 129: & c & stop timing \\
\hline 130: & & \$doall 435 \\
\hline 131: & & call timout(itime) \\
\hline 132: & 435 & \$parend \\
\hline
\end{tabular}

\section*{continue}
\$stop
format (125a1)
141: 20
142: format(10f7.2) send
\begin{tabular}{|c|c|c|}
\hline 1: & \multicolumn{2}{|l|}{C} \\
\hline 2: & c & *** Program 6.1 *** \\
\hline 3: & c & \\
\hline 4: & c & PARALLEL QUICKSORT ALGORITHM \\
\hline 5: & C & BREATH-FIRST METHOD. \\
\hline 6 : & c & \\
\hline 7: & C & The number of paths could be selected \\
\hline 8 : & c & to \(P\) or greater than P. \\
\hline \(9:\) & c & \\
\hline 10: & & \\
\hline 11: & \multicolumn{2}{|l|}{C**************************************************************} \\
\hline 12: & c & S U B R OUT I N E I N S ERTI O N S ORT \\
\hline 13: & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{C**************************************************************}} \\
\hline 14 : & & \\
\hline 15: & & subroutine INSERT ( s,e) \\
\hline 16: & & dimension a(16384) \\
\hline 17: & & dimension \(\operatorname{lr}(512,3)\), itime(144) \\
\hline 18: & & integer s,e \\
\hline 19 : & & \$shared a,itime,lr, \(\mathrm{n}, \mathrm{m}, \mathrm{nproc}\) \\
\hline 20: & & do \(100 \mathrm{i}=\mathrm{s}+1\), e \\
\hline 21: & & \(\mathrm{v}=\mathrm{a}(\mathrm{i})\) \\
\hline 22: & & j=i \\
\hline 23 : & 110 & if( j.le.s.or.a(j-1).le.v) goto 120 \\
\hline 24 : & & \(a(j)=a(j-1)\) \\
\hline 25 : & & \(j=j-1\) \\
\hline 26 : & & goto 110 \\
\hline 27: & 120 & \(a(j)=v\) \\
\hline 28 : & 100 & continue \\
\hline 29: & & return \\
\hline 30 : & & end \\
\hline 31: & & \\
\hline 32: & \multicolumn{2}{|l|}{c**************************************************************} \\
\hline 33: & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{ c*************************************************************}} \\
\hline 34 : & & \\
\hline 35: & & \\
\hline \(36:\) & & subroutine MEDIAN (s,e) \\
\hline 37 : & & dimension a(16384), \(1 \mathrm{r}(512,3)\), itime(144) \\
\hline 38 : & & \$shared a,itime, lr, \(\mathrm{n}, \mathrm{m}, \mathrm{nproc}\) \\
\hline 39 : & & integer s,e \\
\hline 40: & c & THE PARTITIONNING ELEMENT IS THE MEDIAN OF THE THREE. \\
\hline 41: & & mid=(s+e)/2 \\
\hline 42: & & if( a(s).le.a(mid) ) goto 100 \\
\hline 43: & & sav=a(s) \\
\hline 44 : & & \(a(s)=a(m i d)\) \\
\hline 45: & & \(a(m i d)=s a v\) \\
\hline 46 : & 100 & if( a(mid).le.a(e) ) goto 110 \\
\hline 47: & & sav=a(mid) \\
\hline 48: & & \(a(\operatorname{mid})=a(e)\) \\
\hline 49 : & & \(a(e)=s a v\) \\
\hline \(50:\) & 110 & if.( a(s).le.a(mid) ) goto 120 \\
\hline 51: & & \[
s a v=a(s)
\] \\
\hline 52 : & & \(a(s)=a(m i d)\) \\
\hline 53: & & \(\mathrm{a}(\mathrm{mid})=\) sav \\
\hline 54: & 120 & \(s a v=a(s+1)\) \\
\hline 55 : & & \(a(s+1)=a(m i d)\) \\
\hline \(56:\) & & \(a(m i d)=s a v\) \\
\hline 57: & & return \\
\hline 58 : & & end \\
\hline 59 : & & \\
\hline 60: & \multicolumn{2}{|l|}{C**************************************************************} \\
\hline 61 : & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
c SUBROUTINEPR RTITION \\

\end{tabular}}} \\
\hline 62 : & & \\
\hline 63 : & & \\
\hline 64 : & & subroutine PARTI (s,e,part) \\
\hline \(65:\) & & dimension a(16384), \(1 \mathrm{r}(512,3)\), itime(144) \\
\hline 66 : & & \$shared a,itime,lr,n,m,nproc \\
\hline
\end{tabular}

C
integer s,e,part
call MEDIAN (s,e)
\(\mathrm{i}=\mathrm{s}+1\)
\(\mathrm{j}=\mathrm{e}\)
\(\mathrm{V}=\mathrm{a}(\mathrm{i})\)
if ( J.le.i ) goto 110
\(i=i+1\)
if( \(a(i) . l t . v)\) goto 120
\(j=j-1\)
if( \(a(j) . g t . v)\) goto 130
\(t=a(i)\)
\(a(i)=a(j)\)
\(a(j)=t\)
goto 100
\(t=a(i)\)
\(a(i)=a(j)\)
\(a(j)=a(s+1)\)
\(a(s+1)=t\)
part=j
END OF THE PARTITIONNING PROCESS.
return end

```

                                    SUBROUTINE QUICKSORT
    subroutine QUICK (s,e)
    dimension a(16384)
    dimension \(\operatorname{lr}(512,3)\),itime(144),stk(30)
    integer s,e,lr,stk,p
    \$shared a,itime,lr,n,m,nproc
    \(\mathrm{p}=3\)
    continue
    if ( e+1-s .gt. m ) goto 110
                                    if ( e+1-s.gt.1) call INSERT ( \(\mathrm{s}, \mathrm{e}\) )
                                    \(\mathrm{p}=\mathrm{p}-2\)
                                \(\mathrm{s}=\mathrm{stk}(\mathrm{p})\)
                                e=stk \((\mathrm{p}+1)\)
                                goto 120
    110
c
c
if( j-s.ge.e-j) goto 140
$\operatorname{stk}(p)=j+1$
$\operatorname{stk}(p+1)=e$
$\mathrm{e}=\mathrm{j}-1$
$\mathrm{p}=\mathrm{p}+2$
goto 120
continue
stk $(p)=s$
stk $(p+1)=j-1$
$\mathrm{s}=\mathrm{j}+1$
$\mathrm{p}=\mathrm{p}+2$
if( p.ne.1) goto 100
return
end

```

```

            subroutine UPDAT (lev)
            dimension \(\operatorname{a}(16384), \operatorname{lr}(512,3)\),itime (144), \(\operatorname{slr}(512,3)\)
            integer slr
    ```
    120
\$shared a,itime,lr,n,m,nproc
    slr(i,3)=lr(i,3)
    do \(120 \mathrm{i}=1,1 \mathrm{ev}\)
    \(\operatorname{lr}(2 * i-1,1)=\operatorname{slr}(i, 1)\)
    \(\operatorname{lr}(2 * i-1,2)=\operatorname{slr}(i, 3)-1\)
    \(1 \mathrm{r}(2 * i, 1)=\mathrm{slr}(\mathrm{i}, 3)+1\)
    \(\operatorname{lr}(2 * i, 2)=\operatorname{slr}(i, 2)\)
    return
    end
```

C MAIN P ROGRAM
c****************************************************************
dimension a(16384),lr(512,3),itime(144)
integer l,r,lr
\$shared a,itime,lr,n,m,nproc
\$usepar
call nprocs (nproc)
c
read(*,*)n,m,npaths
l=1
r=n
THE ARRAY A IS GENERATED RONDOMLY.
x=ran(-1)
do 50 i=1,n
a(i)=ran(1)
\$doall 60
call timest
\$parend
level=0
lr(1,1)=1
lr(1,2)=n
C REPEAT UNTIL THE NUMBER OF NODES IS GREATER THAN NPROC
continue
lev2=2**level
\$dopar 110 ip=1,lev2
l=1r(ip,1)
r=1r(ip,2)
call PARTI (1,r,j)
lr(ip,3)=j
\$parend
UPDATE THE LR TABLE.
call UPDAT (lev2)
level=level+1
lev2=2**level
if (lev2.lt.npaths) goto 100
\$dopar 130 ip=1,lev2
l=1r(ip,1)
r=1r(ip,2)
call QUICK (l,r)
\$parend
STROP TIMING
\$doall }15
call timout (itime)
150 \$parend
call printt (itime)
write(*,*)npaths

```

199 :
200: 201: 500
do \(500 \mathrm{i}=1, \mathrm{n}-1\) continue \$stop Send
\begin{tabular}{|c|c|c|}
\hline 1: & C & 422 \\
\hline 2: & C & *** Program 6.2 *** \\
\hline 3 : & c & \\
\hline 4: & c & PARALLEL QUICKSORT-MERGE ALGORITHM \\
\hline 5 : & c & \\
\hline 6 : & C & The original set is divided into p subsets of \(\mathrm{n} / \mathrm{P}\) elements. \\
\hline 7: & c & Every subset is sorted using the SQ. Once all the p paths \\
\hline 8 : & c & have completed the p subsets are the merged together. \\
\hline 9 : & c & the number of subset could be \(P\) or more than \(p\). It is \\
\hline 10: & c & selected through the var npaths. \\
\hline 11: & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{C*************************************************************}} \\
\hline 12: & & \\
\hline 13: & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{C**************************************************************}} \\
\hline 14 : & & \\
\hline 15: & & \\
\hline 16 : & & subroutine MERGE ( s1, e1,s2,e2) \\
\hline 17: & & dimension a(16384), c(16384),itime(144) \\
\hline 18: & & integer s1, e1, s2,e2 \\
\hline 19: & & \$shared a,c,itime, \(\mathrm{n}, \mathrm{m}, \mathrm{nelem}, \mathrm{np}\) \\
\hline 20 : & & \\
\hline 21: & & \(1=51\) \\
\hline 22: & & \(j=s 2\) \\
\hline 23: & & \(\mathrm{k}=\mathrm{s} 1\) \\
\hline 24: & 100 & if( i.gt.e1.or.j.gt.e2 ) goto 110 \\
\hline 25 : & & if ( a(i).ge.a(j)) goto 120 \\
\hline 26 : & & \(c(k)=a(i)\) \\
\hline 27: & & \(i=0\) +1 \\
\hline 28: & & goto 130 \\
\hline \(29:\) & 120 & \(c(k)=a(j)\) \\
\hline 30 : & & j=j+1 \\
\hline 31: & 130 & \(k=k+1\) \\
\hline 32 : & & goto 100 \\
\hline 33 : & 110 & continue \\
\hline 34 : & & if(i.le.el) goto 140 \\
\hline \(35:\) & 142 & if( j.gt.e2) goto 144 \\
\hline 36 : & & \(c(k)=a(j)\) \\
\hline 37 : & & \(k=k+1\) \\
\hline 38 : & & \(j=j+1\) \\
\hline 39 : & & goto 142 \\
\hline 40 : & 144 & continue \\
\hline 41: & & goto 150 \\
\hline 42: & 140 & if( i.gt.el) goto 146 \\
\hline 43: & & \(c(k)=a(i)\)
\(k=k+1\) \\
\hline 44: & & \(k=k+1\)
\(i=i+1\) \\
\hline 46 : & & goto 140 \\
\hline 47: & 146 & continue \\
\hline 48: & 150 & continue \\
\hline 49: & & i \(=\) s1 \\
\hline 50: & 160 & if ( i.ge.k ) goto 170 \\
\hline 51: & & \(a(i)=c(i)\) \\
\hline 52: & & \(i=i+1\) \\
\hline 53: & & goto 160 \\
\hline 54: & 170 & continue \\
\hline 55: & & return \\
\hline 56 : & & end \\
\hline 57 : & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{C**************************************************************}} \\
\hline 58 : & & \\
\hline 59: & c & S U B R O U T I N E I N S ER T I O N S OR T \\
\hline 60: & \multicolumn{2}{|l|}{C**************************************************************} \\
\hline 61 : & & \\
\hline 62: & & subroutine INSERT ( s,e) \\
\hline 63 : & & dimension a(16384), c(16384),itime(144) \\
\hline 64 : & & integer s,e \\
\hline \(65:\) & & \$shared a,c,itime, \(n, m, n e l e m, n p\) \\
\hline 66 : & & do \(100 \mathrm{i}=\mathrm{s}+1, \mathrm{e}\) \\
\hline
\end{tabular}
\[
\begin{aligned}
& v=a(i) \\
& j=i
\end{aligned}
\]

110 if(j.le.s.or.a(j-1).le.v) goto 120 \(a(j)=a(j-1)\)
\(\mathrm{j}=\mathrm{j}-1\)
goto 110
120
\(a(j)=v\)
continue return end
\[
\begin{aligned}
& \text { c************************************************************** } \\
& \text { c S O R R O T }
\end{aligned}
\]
subroutine MEDIAN ( \(s, e\) )
dimension a(16384), itime(144), c(16384)
\$shared a, c,itime, \(n, m, n e l e m, n p\)
integer s,e
c the partitionning element is the median of the three.
mid=(s+e)/2
if ( a(s).le.a(mid) ) goto 100
sav=a(s)
\(a(s)=a(\) mid \()\)
\(a(\) mid \()=s a v\)
100 if( a(mid).le.a(e) ) goto 110
savea(mid)
\(a(m i d)=a(e)\)
\(a(e)=s a v\)
110 if( \(\mathrm{a}(\mathrm{s}) .1 \mathrm{le} . \mathrm{a}(\mathrm{mid})\) ) goto 120
sav=a(s)
\(a(s)=a(m i d)\)
\(a(\) mid \()=s a v\)
sav=a(s+1)
100:
101:
102:
103:
104:
105:
106:
107:
108:
109:
110:
111:
112:
113:
114:
115:
116:
117:
118: 100
119: 120
120:
121:
130
122:
123:
124:
125:
126:
127:
128:
129:
130:
131:
132:
110
subroutine PARTI (s,e,part)
dimension a(16384), itime(144),c(16384)
\$shared a,c,itime, \(n, m, n e l e m, n p\)
integer s,e,part
call MEDIAN ( \(\mathrm{s}, \mathrm{e}\) )
\(i=s+1\)
\(j=e\)
\(\mathrm{v}=\mathrm{a}(\mathrm{i})\)
if( j.le.i ) goto 110
\(i=i+1\)
if ( \(a(i) . l t . v)\) goto 120
\(j=j-1\)
if \((\mathrm{a}(\mathrm{j}) . \mathrm{gt.v})\) goto 130
\(t=a(i)\)
\(a(i)=a(j)\)
\(a(j)=t\)
goto 100
\(\mathrm{t}=\mathrm{a}(\mathrm{i})\)
\(a(i)=a(j)\)
\(a(j)=a(s+1)\)
\(a(s+1)=t\)
part=j

133:
134:
135:
136:
137:
138:
139:
140:
141:
142:
143:
144:
145:
146 :
147:
148:
149:
150:
151:
152:
153:
154:
155:
156:
157:
158:
159 :
160:
161:
162:
163:
164:
165:
166:
167:
168:
169:
170:
171:
172:
173:
174:
175:
176:
177:
178:
179:
180:
181:
182:
183:
184:
185:
186:
187:
188:
189:
190:
191:
192:
193:
194:
195:
196:
197:
return
end
```

C******************
C**************************************************************
subroutine QUICK (s,e)
dimension a(16384),c(16384)
dimension itime(144),stk(30)
integer s,e,stk,p
\$shared a,c,itime,n,m,nelem,np
p=3
c
100 continue
if ( e+1-s .gt.m ) goto 110
if (e+1-s.gt.1 ) call INSERT (s,e)
p=p-2
s=stk(p)
e=stk(p+1)
goto }12
110 call PARTI (s,e,j)
c
c
if( j-s.ge.e-j) goto 140
stk(p)=j+1
stk(p+1)=e
e=j-1
p=p+2
goto }12
continue
stk(p)=s
stk(p+1)=j-1
s=j+1
p=p+2
if( p.ne.1) goto 100
return
end

```
C MA I N P R O G R A M

dimension a(16384),itime(144), c(16384)
\$shared a, c,itime, \(n, m, n e l e m, n p\)
\$usepar

INITIATION OF SOME VARIABLES
read(*,*)n,m,npaths
            nelem=n/npaths
                THE ARRAY A.IS GENERATED RONDOMLY.
            \(x=r a n(-1)\)
            do \(50 \quad i=1, n\)
            \(\mathrm{a}(\mathrm{i})=\mathrm{ran}(1)\)
            \$doall 60
            call timest
            \$parend
                            DIVIDE THE ORIGINAL ARRAY INTO NPATHS SUB-ARRAYS AND
                    fork npaths. each path performs the sequential
                    QUICKSORT ALGORITHM.
            \$dopar 100 ip=1, npaths
                    is=(ip-1)*nelem+1
                    ie=istnelem-1


c
```

C

```
c

100
c(mid)=sav
end

S U B R O U T I N E PARTITION
subroutine PARTI (s,e,part)
dimension \(a(16384)\), itime(144), c(16384), \(\operatorname{dem}(65), \operatorname{len}(10,2)\)
dimension \(b(16384)\)
\$shared \(a, b, i t i m e, n, m, n p r o c, n e l e m, n p, n p a, d e m, l e n\)
common /CCCC/ c
integer s,e,part
call MEDIAN ( \(s, e\) )
\(i=s+1\)
\(j=e\)
\(\mathrm{V}=\mathrm{C}\) (i)
if( j.le.i ) goto 110
\(i=i+1\)
if( \(\mathrm{c}(\mathrm{i}) .1 \mathrm{t} . \mathrm{v}\) ) goto 120
\(\mathrm{j}=\mathrm{j}-1\)
if( \(c(j) . g t . v)\) goto 130
\(t=c(i)\)
\(c(i)=c(j)\)
\(c(j)=t\)
goto 100
\(t=c(i)\)
\(\mathrm{c}(\mathrm{i})=\mathrm{c}(\mathrm{j})\)
\(c(j)=c(s+1)\)
\(c(s+1)=t\)
part=j
END OF THE PARTITIONNING PROCESS.
return
end

SUBROUTINE QUICKSORT
subroutine QUICK (s,e)
dimension a(16384), itime(144),c(16384), dem(65), len(10,2)
dimension \(b(16384)\)
\$shared a,b,itime, \(n, m, n p r o c, n e l e m, n p, n p a, d e m, l e n\)
common /CCCC/ c
dimension stk(30)
integer s,e,stk,p
\(\mathrm{p}=3\)
REPEAT UNTIL ( \(\mathrm{P}=1\) ).
continue
if ( e+1-s .gt. m ) goto 110
if (e+1-s.gt.1) call INSERT (s,e)
\(\mathrm{p}=\mathrm{p}-2\)
\(\mathrm{s}=\mathrm{stk}(\mathrm{p})\)
\(\mathrm{e}=\mathrm{stk}(\mathrm{p}+1)\)
goto 120
call PARTI ( \(s, e, j\) )
the largest of the 2 SUb-SET is pushed
IN THE STACK FOR FURTHER PROCESSING.
if ( j-s.ge.e-j) goto 140
\(\operatorname{stk}(p)=j+1\)
stk \((\mathrm{p}+1)=\mathrm{e}\)
\(\mathrm{e}=\mathrm{j}-1\)
\(\mathrm{p}=\mathrm{p}+2\)
goto 120
continue
stk \((p)=s\)
stk \((p+1)=j-1\)
s=j+1
\(p=p+2\)
120 if( p.ne.1) goto 100
return
end
```

                                    MA I N P R OGRRAM
    C
dimension a(16384),itime(144),c(16384),dem(65),len(10,2)
dimension b(16384)
\$shared a,b,itime,n,m,nproc,nelem,np,npa,dem,len
\$region cr
common /CCCC/ c
integer slen
\$usepar

```

INITIATION OF SOME VARIABLES
read(*,*)n,m,npaths
                                    Name the processors from 1...nproc
nproc=0
\$doall 100
                                    Senter cr
                                    nproc=nproc+1
                    ip=nproc
                \$exit cr
    \$parend
    nelem=n/npaths
                            THE ARRAY A IS GENERATED RONDOMLY.
\(x=r \operatorname{an}(-1)\)
\(\operatorname{do} 110 \quad i=1, n\)
\(a(i)=r a n(1)\)
                            START TIMING OF THE PARALLEL ALGORITHM.
    \$doall 120
    call timest
    \$parend
c
\(\operatorname{dem}(1)=a(1)\)
do \(130 \quad i i=2\), npaths
                                    ik=(ii-1)*nelem
        dem(ii)=a(ik)
    continue
    \(\operatorname{dem}(\) npaths +1\()=a(n)\)
                                    Sort dem array.
    do 140 ii=1,npaths+1
    \(\mathrm{v}=\operatorname{dem}(\mathrm{i} i)\)
    ij=ii
            if( ij.le.1.or.dem(ij-1).le.v) goto 160
                                    \(\operatorname{dem}(i j)=\operatorname{dem}(i j-1)\)
                        \(i j=i j-1\)
                        goto 150
        \(\operatorname{dem}(i j)=v\)
    continue
        slen=1
        \(\mathrm{np}=0\)
        npa=npaths
        if ( npaths.le.0) goto 180
        \$doall 190
        \(\mathrm{U} 1=\operatorname{dem}(\mathrm{np}+\mathrm{ip})\)
                \(\mathrm{U} 2=\operatorname{dem}(\mathrm{np}+\mathrm{ip}+1)\)
    130
    c
    150
        160
        140
        170

Pick all the elements that lay between U1 and U2
ik=0
if(np+ip.ne.1) goto 200 Case when ip \(=1\).
do 210 ii \(=1, n\)
\(\mathrm{v}=\mathrm{a}\) (ii)
if (.not.(v.le.U2)) goto 220
ik=ik+1
\(\mathrm{c}(\mathrm{ik})=\mathrm{v}\)
continue
continue
goto 230
continue
if( np+ip.ne.npa) goto 240
Case when ip = NPATH
do 250 ii=1,n
\(\mathrm{v}=\mathrm{a}(\mathrm{i} i)\)
if (.not.(Ul.lt.v)) goto 260
\(i k=i k+1\)
\(c(i k)=v\)
continue
continue
goto 230
continue
Case when ip \# 1 and nproc.
do 270 ii=1,n
\(\mathrm{v}=\mathrm{a}(\mathrm{ii})\)
if(.not.(U1.lt.v.and.v.le.U2)) goto 280
ik=ik+1
c(ik) \(=v\)
continue
continue
continue
is=1
iemik
len(ip,1)=ik
save the number of elements picked in len call QUICK (is,ie)
\$parend
len(1,2)=slen
do 290 ii=2,nproc
len(ii, 2) \(=\) len(ii-1,1)+len(ii-1, 2)
slen=1en(nproc,1)+len(nproc, 2)
\$doall 300
ik=1en(ip,2)-1
ie=len(ip,1)
do 310 i \(i=1\),ie
\(b(i k+i i)=c(i i)\)
\$parend
npaths=npaths-nproc
np \(=n p+n p r o c\)
goto 170
continue
copy in parallel \(b\) into \(a\)
nelem=n/nproc
\$doall 320
is=(ip-1)*nelem+1
ie=is+nelem-1 if(ip.eq.nproc) ie=n do 330 iinis,ie
\(a(i i)=b(i i)\)
continue

265 :
266 : 267: 268: 269: 270 : 271: 272: 273: 274: 275: 276: 277:
\$parend

\section*{\$parend} call printt(itime) write(*,*)npaths
check for correctness
do \(500 \mathrm{i}=1, \mathrm{n}-1\)
if(a(i).gt.a(i+1)) write(*,*)i,i+1,a(i),a(i+1)
continue \$stop \$end
c If the range \([a, b]\) is known then the set is partionned into \(P\)
c sub-sets producing better distribution than the PBPS.pf
c If processors are number from 1 to \(P\) and if
c every processor ip picks all elements that lay between
\(c a+(i p-1) *(b-a) / P\) and \(a+i p *(b-a) / P\) then \(p\) independent subsets
\(c\) are obtained. These \(p\) subsets can be sorted in parallel by \(p\).
c However there is only one drawback which is going to affect
c the overall performance.
c the p subsets are to copied back to the original array.

subroutine INSERT ( \(s, e\) )
dimension a(16384), itime(144), c(16384), dem(65), len(10,2)
dimension \(b(16384)\)
\$shared a,b,itime,n,m,nproc,nelem,np,npa,dem,len
common /CCCC/ c
integer s, e
do 100 i=sti,e
\(\mathrm{v}=\mathrm{c}(\mathrm{i})\)
\(j=i\)
\(110 \quad\) if( j.le.s.or.c(j-1).le.v) goto 120
                                    \(c(j)=c(j-1)\)
                                    \(j=j-1\)
                                    goto 110
120
100 continue
return
end

subroutine MEDIAN (s,e)
dimension a(16384), itime(144),c(16384), dem(65), len(10,2)
dimension b(16384)
\$shared a,b,itime, \(n, m, n p r o c, n e l e m, n p, n p a, d e m, l e n\)
common /CCCC/ c
integer s,e
c THE PARTITIONNING ELEMENT IS THE MEDIAN OF THE THREE.
mid=(s+e)/2
if( \(c(s) . l e . c(m i d))\) goto 100
        sav=c(s)
        \(c(s)=c(m i d)\)
        \(\mathrm{c}(\mathrm{mid})=\mathrm{sav}\)
        100
    if( c(mid).le.c(e) ) goto 110
        sav=c(mid)
        \(c(m i d)=c(e)\)
        \(c(e)=s a v\)
            110 if( c(s).le.c(mid) ) goto 120
        sav=c(s)
        \(\mathrm{c}(\mathrm{s})=\mathrm{c}(\mathrm{mid})\)
        \(c(\) mid \()=s a v\)
    \(\mathrm{sav}=\mathrm{c}(\mathrm{s}+1)\)
    \(c(s+1)=c(m i d)\)
    \(c(\) mid \()=s a v\)
    return


133:
134:
135:
136:
137:
138:
139 :
140 :
141:
142:
143:
144:
145:
146:
147:
148:
149 :
150 :
151: c
152:
153:
154:
155:
156:
157:
158 :
159:
160:
161:
162:
163:
164:
165:
166:
167:
168:
169 :
170:
171:
172:
173:
174:
175:
176:
177:
178:
179:
180:
181:
182:
183:
184:
185:
186:
187:
188:
189:
190:
191:
192:
193:
194:
195:
196:
197: 198:
c
c
\(\mathrm{s}=\mathrm{j}+1\)
\(\mathrm{p}=\mathrm{p}+2\)
120
if( p.ne.1) goto 100 return end
```

c*************************************************
dimension a(16384),itime(144),c(16384),dem(65),len(10,2)
dimension b(16384)
\$shared a,b,itime,n,m,nproc,nelem,np,npa,dem,len
\$region cr
common /CCCC/ c
integer slen
\$usepar
INItIATION OF SOME VARIABLES
read(*,*)n,m,npaths
Name the processors from 1...nproc
nproc=0
\$doall 100
\$enter cr
nproc=nproc+1
ip=nproc
\$exit cr
\$parend nelem=n/npaths
$x=r a n(-1)$
do $110 \mathrm{i}=1, \mathrm{n}$
110

```
\$doall 120
call timest
\$parend
The range is supposed to be known and it is [0,1]
\(\operatorname{dem}(1)=0.00\)
do 130 ii=2,npaths
\(\operatorname{dem}(i i)=(i i-1) * 1.00 /\) npaths
continue
\(\operatorname{dem}(\) npaths +1\()=1.00\)
slen=1
np=0
npa=npaths
if( npaths.le.0) goto 180 \$doall 190
\(\mathrm{U} 1=\mathrm{dem}(\mathrm{np}+\mathrm{ip})\)
\(\mathrm{v} 2=\mathrm{dem}(\mathrm{np}+\mathrm{ip}+1)\)
Pick all the elements that lay between U1 and U2.
do 270 ii=1,n
\(\mathrm{v}=\mathrm{a}(\mathrm{ii})\)
if(.not.(Ul.lt.v.and.v.le.U2)) goto 280
ik=ik+1 \(c(i k)=v\)
continue
continue
is=1
ie=ik
len(ip,1)=ik
save the number of elements picked in len call QUICK (is,ie)
\$parend

200 :
201:
202:
203:
204:
205:
206:
207:
208:
209:
210:
211:
212:
213:
214:
215:
216:
217:
218:
219:
220:
221:
222:
223:
224:
225:
226:
227:
228:
229:
230:
231:
232:
233:
234:
235:
236:
237:
238:
239:
c copy back all the sorted elements (is,ie)
len(1,2)=slen
do 290 ii=2,nproc
                                    len(ii, 2) \(=\operatorname{len}(i i-1,1)+\operatorname{len}(i i-1,2)\)
slen=len(nproc,1)+1en(nproc,2)
\$doall 300
    ik=len(ip,2)-1
    ie=len(ip,1)
    do 310 ii=1,ie
        \(b(i k+i i)=c(i i)\)
    310
300
180
c
330
320
c
340
c
500
np=np+nproc
goto 170
continue
                                    copy in parallel b into a
nelem=n/nproc
\$doall 320
                                    is=(ip-1)*nelem+1
                                    ie=istnelem-1
                                    if(ip.eq.nproc) ie=n
                                    do 330 ii=is,ie
                                    \(a(i i)=b(i i)\)
                                    continue
\$parend
                                    stop timing for the sorting phase.
\$doall 340
                                    call timout (itime)
\$parend
call printt(itime)
write(*,*)npaths
                                    check for correctness
do \(500 \mathrm{i}=1, \mathrm{n}-1\)
                    if(a(i).gt.a(i+1)) write(*,*)' !!! ERROR2 !!!'
continue
\$stop
\$end

Appendix B
SUMMARY OF THE OCCAM LANGUAGE

In OCCAM processes are connected to form concurrent systems, each process can be regarded as a black box with an internal state which can communicate with other processes via point to point communication channels. The processes themselves are finite. Each process starts, performs a number of actions then terminates. An action may be a set of parallel processes to be performed at the same time. As a process is itself composed of processes which may themselves be executed in parallel, a process allows internal concurrency which varies with time.

\section*{Processes}

All processes are constructed from three primitive processes, assignment, input and output.

Assignment: An assignment is indicated by the symbol :=, for example, \(v:=e\) sets variable \(v\) to the value of the expression e and then terminates.

Input: An input is indicated by the symbol ?, for example, c?x inputs a value from a channel \(c\) assigning it to \(x\) and then terminating.

Output: An output is indicated by the symbol ! and c!e outputs the expression \(e\) to channel c , and then terminates.

A pair of concurrent processes communicate using a one way channel connecting the two processes. One process outputs a message to the channel, the other process inputs the message from the channel. A particular process can be ready to communicate on one or more of its channels any time between its start and termination, but a communication only takes place when both it and the process sharing
one of its channels is ready. Where a number of connected processes are ready simultaneously communication can occur in parallel.

\section*{Constructs:}

A number of processes can be combined to form a construct which is itself a process and can be used as a component for other constructs. Each component process is indented by two spaces from the left hand margin indicating which construct it is part of. There are only four basic construct types: sequential, parallel, conditional and altemative.

SEQ: is the keyword for a sequential, construct denoted
where the component processes P1, P2, P3, ... are executed in strict sequence with process \(P_{i}\) finishing before \(P_{i+1}\) starts and after \(P_{i-1}\) terminates. Sequential constructs are similar to programs written in conventional programming languages.

PAR: is the keyword for a prallel construct of the form
and in contrast to SEQ, here all the component processes P1, P2, P3, ,.. are executed concurrently. The PAR construct terminates when all the component processes have finished.

IF: is the keyword for a conditional construct with the appearance
IF
condition 1
P1
condition 2

P2

This means that P1 is executed if condition 1 is true, otherwise P2 if condition 2 is true, etc. Notice the strict sequential ondering of tests. Only one of the processes \(P_{i}\) is executed and the IF construct terminates when the process finishes.

ALT: is the keyword for the alternative construct

\section*{ALT}
input 1
P1
input 2
P2

This construct waits until one of input 1, input 2, input 3, ... is ready. If input 1 is ready first, input 1 is performed and on completion P1 is executed. Similarly if input i is ready first input \(i\) is performed and \(P_{i}\) executed. Only one of the inputs is
performed and its corresponding process executed before the construct terminates. If more than one input becomes ready at the same time the one executed is chosen arbitrarily.

\section*{Repetition:}

There is only one explicit construction for repetition denoted by

\section*{WHILE condition}

\section*{P}
which repeatedly executes process \(P\) until the value of the condition is false. Observe that \(P\) itself can be a composition of sequential and parallel constructs.

\section*{Replication:}

A replicator is used with a constructor to replicate the component process a number of times. With SEQ a standard for loop
\[
\begin{aligned}
& \text { SEQ } i=[0 \text { FOR } n] \\
& P
\end{aligned}
\]
is created executing process \(P\) sequentially \(n\) times. When used with PAR an array of concurrent processes with the form

> PAR \(i=[0\) FOR \(n]\)
> \(P_{i}\)
is created such that \(n\) similar processes \(P_{0}, P_{1}, \ldots, P_{n-1}\) are executed in parallel. Notice that \(i=0(1) n-1\) not \(n\), thus if generally \(i\) [base FOR count] there are base+count-I values \(i\) takes starting with i=base.

\section*{Declarations:}

A declaration introduces a new identifier for use in the process that follows it, and defines the meaning the identifier will have within the process. If the new identifier is the same as one already in use, all subsequent occurrences of the identifier in the process will refer to the meaning of the most recent declaration. Declarations are of four basic types VAR, CHAN, DEF and PROC linked to a following process by a colon (:) at the last line of the declaration. The process follows on the next line at the same level of indentation as the keyword declaration. For example:

\section*{VAR x: \\ P}
declares variable \(x\) to be used in process \(P\), and

\section*{CHAN C:}

P
defines a channel \(C\) to be used in communication for P. A variable vector declaration introduces an identifier to be used as a vector of variables, viz:

VAR list [16]:
P
for a vector named list of 16 variables indexed as list[0], list[1], ,.. list [15]. Likewise a channel vector declaration introduces a new identifier as a vector of channels for communicating between concurrent processes

\section*{P}

DEF associates a name with a constant value, or with a table of constant values, e.g.
```

DEF a=1, b=2:

```
associating a with 1 and b with 2 , using these identifiers within a process yields the associated values.

The PROC declaration introduces an identifier to name the process which follows, indented, on the succeeding lines. The process is termed the named process and is itself followed by a process in which the named process will be used. The named process can have parameters which are declared with the declaration of the named process and are called formal parameters. The named process text will be substituted for all occurrences of the process name in subsequent processes, the var and chan variables substituted in place of the formal parameters are called actual parameters. For example,
```

PROC buffer(CHAN in,out) =
WHILE TRUE
VAR x :
SEQ
in?x
out!x :
CHAN c,c1,c2 :
PAR
buffer(c1,c)
buffer(c,c2)

```
declares two buffer processes executed concurrently, buffer is the named process with formal channel parameters in and out. In the following process \(\mathrm{C}, \mathrm{C1}, \mathrm{C} 2\) are actual parameters and on execution the WHILE loop will be textual substituted for occurrence of the name buffer and C,C1,C2 substituted for in and out respectively. The size of a vector is not specified in the formal parameters of a named process and different sized vectors may be used as actual parameters on different substitutions. In addition to the standard declarations VAR and CHAN, a VALUE parameter may also be used, as either an ordinary or vector formal parameter and cannot be changed within a process by assignment or input.

Finally an identifier which is used but not declared in a named process is termed a free identifier. Any free identifier in use when a named process substitution takes place must be the same as a variable already in use. The free variable then takes on the most recent incarnation of the variable at the point where the process substitution takes place.

\section*{Program Format:}

In OCCAM indentation from the left hand margin indicates program structure. Each process starts on a new line, at an indentation level indicated by the following rules.

\section*{Constructs:}

The construct keyword (and the optional replicator) occupies the first line. Each of the component processes start on a new line and are indented by two spaces more than the keyword.

Conditionals:
The condition expression occupies the first line, and the component process starts on the next line indented by two more spaces.

\section*{Alt inputs:}

The expression and its associated input occupy the first line and the component process starts on the next line indenting two more spaces.

\section*{Declarations:}

Each declaration starts on a new line, at the same level of indentation as the process it prefixed, the final line of the declaration being terminated by a colon. Blank lines can be inserted anywhere and are ignored.

A construct can be broken to occupy more than one line, with line breaks occurring after comma, semicolon and before the second operand of an operator (requiring two operands). The continued line must be more indented than the first line of the construct.

\section*{Comments:}

Comments are denoted by double hyphen (--) and terminate at the end of a line. All characters of a comment are ignored, A comment may follow an OCCAM construct on the same line or be on a line by itself.

This summary of OCCAM is taken from INMOS [84,85] and implements 'proto-OCCAM'. A more sophisticated version OCCAM 2 is now available providing Real, Integer, and Boolean types. We remark that the programming in this thesis was performed on the Sequent Balance 2000 machine under UNIX using Loughborough OCCAM as
implemented by R P Stallard. Appendix C discusses the Loughborough vension of OCCAM and particularly its extensions of proto-OCCAM to allow real variables and non-standard OCCAM features. We point out that the systolic programs listed in Appendix D where possible have avoided these non-standard characteristics.

Appendix C

LOUGHBOROUGH OCCAM COMPILER VERSION 5.0 DOCUMENTATION

A Bource 'occan' ifle (OOCAM and INWOS are tradersarks of the IMMOS group of companies) must be of the form "*.occ', to complie it to form an "a.out' command file use the default options. For example to complle "uy first.occ":occam my_11rst.00c
An executable object 'a.out' is produced. As a shortcut you can omit the '.occ' affix and just say 'occan my flret'. the compiler will add on the affix for you.
If a program is split into several files these can be separately conpiled and linked together using the occan compiler and built in linker.
Each previously complied occan program is specified in the command line in the form '*. \(0^{\prime}\) e.g. :-

\section*{occam main.occ numericilb.o ecreenlib.o}

This \(\quad\) ill compile the source of 'main' and link it in with the pre campled ilbrary ocam illes 'numericlib.occ' 'screenlib.occ'. The -i option is used to generate dew versions of library file objects.

Various switch options are provided, malnly for compiler debugging. Flags can elther be put separately (' \(-g-1\) ') or together and in any order ( \("-1 \%^{\prime}\). '-g1'). The following ewitches may be useful :-
-8:
occam -s fast.occ

Ompile the occan program as before but run the reoulting program immediately (a complie, lond and go option). If flag options ane apecified that apply to the run of the progran these will be passed on as in "occam -sqc fast'.

\section*{-1:}
```

occam -1 new 11b

```

Complie the program and produce object but do not liak the object files together to produce an object program. Tils option is used for bulding up librarles of routines or to cut down the compilation time for compiling one long progran.
\(-0:\)
occam keep_1t to saverun

Compile the program as normal but place the object program in the ille 'saverun' rather than the default 'a.out'. Useful for saving several occam object illes at the same time.
```

-x :

```
    occam -x old_fashioned.occ

Oompile according to the strict Inmos occar specification, Wr extensions (see ille 'occanversion') currently include :-

Multiple source ilie cross linking.
Dymanic leatures.
Varisble PAR replicator counts.
Floatias point arithretic.
- :
a.out -c

Jun the object program wh cursor addressable facilities enabled, the standard library procedures 'goto. \(x . y\) ' and 'clear.screen' require these facilities.
-G: occan - G error prone
Compiles the file as normal but generates a symbol file as well (in this case it would be 'error prone, sym'), this is used by the run-time syster to inspect the values of variables.
q:
\[
\text { a.out } q
\]

Run the object prosram whout producing any charactere to the ecreen other than those output by the progran (unless CiRL \(c\) used). This enablee occem prograces to dump output that can be processed by other occam programs.
```

FF and -N :
occem -F num.occ

```
'-F' Includes the floating point library routines to provide a simple real number arithmetic capability. '-M' inciudes both the iloating point and mathematical library routines to provide mathematical library routines.
-I:
This provides the features of the inmos proto-occam definition see 'occam version') such as STOP and TIME, it should be used where possible as it is closer to the occam-2 definition.

The full (often cryptic) range of switch options are as follows. Several switch llags can be given, in any order and either separately or together.

The memonic character giving the switch is highlighted by a capital letter. They are divided into sections - user defined ilags, and system defined options, which are selected by prefixing with '\$'.
\(\underline{\text { User Flags }}\)

> -\% The next flag(s) are system flags - switch ilag mode.
> -c Run the program with Cursor addressable options enabled. The library routines 'clear.screen' and 'goto.x.y' need this flag set. If used for the compiler must also give the -g option.
> -e Produce object/run object for Execution tracing. The resulting object ille is then run with the '-e' option. This utility is described in 'tracerinfo'.
> -1 Force full occam semantic cbeck on use of variables.
> A variable (not vectors though) can not be set within a PAR construct if the declaration is outside the PAR. This applies equally to procedure calls that change global variables.
> -g puin the resulting object ille if compilation succeeded.
> The progran Goes inmediately it is ready to.
> -h print out this 'Ilelp' information.
> -1 Force an Interrupt immediately before start of execution imediately displays the debug help menu. This enables break and trace points to be setup prior to anything being executed.
> -1 Compile but do not link the occam source. Needed when using multiple occam source Library ilies.
> -m Check that every channel Match properly on execution, channels can \(\begin{aligned} & \text { Check that every channel Natch properly on execution, channel } \\ & \text { have only one input and one output process during execution. }\end{aligned}\)
> \(\rightarrow \quad\) Produce an Ooject program with name given by the non-switch argument following this switch. Enables you to choose an object file name other than 'a.out'.
> -q Run the program without outputting some noo occam program produced messages - e.g. 'OCAM Start Run'. Must give -g option as well ' \(q\) ' stands ior Qulet. Useiul when producing output to be piped or processed by other programs.

Suppress the Warning messages ircon the compller - when you have seen these wamings once you may find it less irritating to suppress them on subsequent compliations - does not affect error reportine or any other compiler action.
\(-x\) Do not permit any local LUT extensions in the source text. See 'occinfo' for information about these - for example recursior and EXTERNAL procedure definitions. Useful if moving an occan program for use on another occam compller systen.
-F Include the standard Floating point library routines. Provides routines to read or write floatiog point routines channels.
-G Produce a symbol table ille (whth affix '.syw') for use with the ' \(m\) ' option in the dynamic debugger for symbol value examination.
-I permit the use of INNOS proto-occam version 2. Tbese changes include the use of 'TINE' instead of 'NOW', the 'STOR' primitve and the use of 'Stopping IF' - an alternative without any TRUE conditions will STOP.
-L Use Long winded load, all the ' C ' librarles are added at the last momment rather than using the pre-linked object, this may be useful if a user occam/C iibrary calls a ' \(C\) ' routine that is not used in the occam run time system. See 'libraryhelp' for more info.
- 4 Include the Kathematical library and floating point routines.
- Produce optimized object. May improve run time by \(20 \%\).
- \(R\) Use Randanized scheduling when running the program - the same scheduler choices will not be made on separate executions.
This gives non-deterministic execution and will be slightly siower but may be useful occastonally.
IS Do not include the Standard I/O routines with the object. This ilbrary is included by default, there is no reason not to want to include it unless you want to devise a totally new one.
-T The next argument is a Tiraing definition file built by the 'timebuild' utility to be used in conjuntion with the '-e' option, supplying ' - T' automatically selects '-e'. If this option is not selected the executic tinings are taken from the source library flle 'times'. Look at the 'timerinfo' help file for more details.
-V The compller will normally desist reporting errors and warnings after the first fifty or 80 , with this option all the errors will be reported. May produce Very Verbose output.
-W Give Farning messages about declarations that turn out not to have been used at all. This may highlight misspelt declarations existence of no longer used procedures.
- Switch back to expecting 'user' mode flag options. This means you can replace -G\%v by -\%vic. object data fron it.
Print out the progran in the form Just after it was Transformed
Give Verboes useful as the program has changed 80 much
-1ll pind Will print out a more accurate description of the system commands it is calling and all the illes it accesses.
Also switches on a full print out of the occam link information.
-A Produce the object code ('C' or Asscrbler) in a permanent file 80 that it can be inspected.
-C Produce ' \(C\) ' rather than assembler output from the occam compiler then compile and link it. There whl be .0 and *.c containing the object and compiler generated oource created in the directory. The 'C' and assembler code produced whll be similar and there 18 little point in producing ' \(C\) ' unless to waste time \(I\) (as the ' \(C\) ' complation phase takes a long time). If the compiler is ported to a non-VAX system then this option will automatically be selected.
-H 'object' ilie so that the object can be tied in with the source.
-L Produce an occam- ' \(C\) ' interface Library, the two files ending ' \(-c . c\) ' and Produce an occam ' \(C\) ' interface library, the two files ending -c. c ' routines.
Pun the compiler showing the steps it would execute but without actually doing anything - like ' \(-n\) ' in the UNDX 'make' command. Veeful When options start getting coroplicated. A No operation facility.
Q Undocumented feature under test.
-S Do not apply some Simplifying transformations on the prograns. These currently remove constructs with no processes in them and redundant SPQ and PAR headers. These save 2 small anount of space and time at run and comple time and there is little point in turning off this option.
Print out the procedures that have been delined in the link illes but has not been referenced - detects extra procedures defined across files but not used.
-Y Produce the ilnker assembler output in a permanent ille rather than in a temporary file on '/tmp'. Erables the output from the linker to be debugged.
\(-2\)

Description of the library routines
Standard Library

Provide cormonly used routines to read and write to the keybourd and screen channels. The routines are written in ' \(C\) ' and occan and use standard \(C\) or 'curses' I/O routines. There are also general routines for use to pause or abort a program as well as to use the 'C' randan number routines. They are available by deiault to all programs unless the -3 conpiler flag is used to override their inclusion.

EXTERANL PFOC str.to.ecreen (VALUE 8 (I):
Output the string s (a byte array with byte 0 as the length).
The whole string is guaranteed to be printed in one eequence, two concurrent calls to str.to.screen will not interleave.
Equivalent to the program fraquent :-
```

PFOC str.to.ecreen (VALUE s [1) -
\&creen l for 8 [BYTE 0]]

```

EXTERNAL PROC nUM.to.ecreen (VAUEE n) :
Output a number to the screen. The number can be signed, and usea the minimum number of characters (no leading spaces). Equivalent to the ' \(C\) ' language 'printe ("\%d",n);'statoment.

EXTERNAL PROC str. to.chan (CHNN c,VALIE ( 1 ) :
Oitput the striog 8 to a channel " \(c\) '. The call 'str.to.chan (screen,"fred")" 18 Identical to 'str.to.screen (fred)'. Dseful for string output to flies.
EXTERNAL PROC num.to chan (CHAN \(c\),VALDB a) :
Output ascili string for the number ' \(n\) ' to channel ' \(c\) '. Like 'str.to.chan' but for numbers not channels.

EXTYERNAL PROC nUT. to. screen. 1 (VALUE \(n, d\) ):
Output a number to the' screen in a flield of wdth ' \(d\) '. If the number is too bls for the fleld the number is written out in full regardless, the routine call nun.to.ecreen.! ( \(n, 1\) ) is equivilent to nun.to.ecreen ( \(n\) ). The routive uses the ' \(C\) ' language printf fomat \$nd where in is the fleld width.

EXTERNAL PROC goto.x.y (VALDE \(x, y\) ) :
Use the 'curses' package to Implement a cursor 'goto' facility. No error cbecking is made that the move is within the screen area. The \(x\)-axis is across the screen and \(y\)-axis dom, co-ordinato \((0,0)\) is in the top left hand corber of the screen. The first line is used by the run time system to print messages. EXTERNAL PROC clear.screen :

Use curses to clear the screen,if cursor addressable option not used this will still try to clear the screen using the curses "Cl" terrocap deined string.

EDTERNLL PROC DUR.fTCO.keybCaind (VAR D) :
Read a number irca the keyboand and assign to variable ' \(n\) '. The routine is not very sophisticated. It will read negative numbers (start '-") and ignore any leading 'space' characters. The number must be followed by a non-digit, this character is read by the routine and not avallable on a subsequent 'Keybond ? ch' process. There 18 no check that the number is too bis for the number range. It will expect at least one digit otherwhe it will give an error message.

EXTERNL PPRC num. from.chan (CHAN c,VAR n) :
Read a number ircm a channel ' \(c\) '. If ' \(c\) ' is the keyboand this is equivalent to calling 'num.frow.keybourd'.

\section*{EXTERNAL PROC abort.progran :}

Porce the program to abort execution. An explanatory message is printed 80 that the cause \(\begin{aligned} & \text { Nill be known. }\end{aligned}\)

EXTPRYUL PPOC Porce.break:
perform the same action as if 'CTRL-C' was pressed at the terninal. The user interface routines can then be run under the menu selection facility provided. EXTERNAL PROC random (VALUE d, VAR n):
Return a pseudo random number in the range 0 to \(d-1\) by using the ' \(C\) ' 'randan ()' function in the variable \(n\). The value of d must not be zero. The sequence of random numbers will be modilied if the \("-R^{\prime}\) ' run option is used. EXTERNAL PROC init.random (VALUE n) :

Initialise the seed for the randon number generator for subsequent calle to the procedure 'randicn'. Uses the ' \(C\) ' language routine 'grandon ()'.

EXTERNLL PROC erace.value (VALUE \(n\) ):
Print out the integer value of ' \(n\) ' on the screen with the prefix string 'Trace value : - this makes debugging a little casier.
EXTERNAL PROC open.ifle (VALUE path.name [],access [1,CHAN to.chan):
Connect the channel '1o.chan' to a UNIX file. The procedure must be provided With the pathname of the ille as a string, and the accese mode ("r" read access, "write access, \(a\) " append access). Subsequent input or output \(\infty\) '10.chan' will fetch/put a single character from/to the file. Attempts to input past the end of file will receive the value -1 .
EXTERNAL PROC close.file (CHAN io.chan) :
Cense connection of the channel with its currentiy open file.
EXTEBNAL PROC open.pipe (VALUE command.name [],access [],CHAN 10.chan):
Connect the channel 'io.chan' to a UNIX pipe running command 'cormand.name'. The procodure must be provided with the UNIX command name and ' \(r\) ' to read ircua 1t, or ' \(\mathbf{W}\) ' to write to it). Subsequent input or output on '10.chan' \(w 11\) fetch/put a single character from/to the file. Attempts to input past the end of ille will recelve the value -1 .

EXTERNUL PROC close.pipe (CIAN io.chan):
Cease connection of the channel wh th its currently active command.
EXITERNLL IPRC systen.call (VALUE command I I, VAR code):
Execute the UNIX cormand contained in the string 'command' and return the value in 'code' IRUB if the command succoeded without error and PALSE otherwise.

EAMERAL PROC set.timere (VAUE init.value):
Set up the interval timers ITIMER REAL, ITDGER VIRTULL to the given start valus. These are used for tining sections of code on the VAX. Uses 'setitimer' call. Note that usiag "Wait' primitive will reset the timer so it can only be used for siraple sections of code. It should also be boted that it times the whole program and not a single occam process.
EXTERNAL PROC get.real.timer (VAR eecs,micro.eecs) :
Get the current elapeed timer velues in secoods and microseconds. Timers count dommards and are not especially accurate. Dses 'getitimer' call. EXTERNAL PROC get.cpu.timer (VAR secs,micro.secs) :

Get the current executed \(C P J\) timer values in seconds and microseconds. Thers count downmirds and are not especially accurate.

Ficating Point Labrary

Routines to perform floating point input/output. They are available by giving the compiler flag '-F' when linking an occam progran.
Floating point value can be assigned and tranemitted via channels just ike nomal integer values, see the ilie 'occamversion' for details as to the language extensions introduced to support then.

Input/Output Routines

\section*{EXTERNAL PROC Ip.nUm.to.ecreen (VALUE FLOAT i) :}

Print out the floating point number in "C' language iloet format "X6.6f". If the number le too emall or too big the standard 'C' action will be taken.

EXTERNAL PROC 1p.num. to.screen. 1 (VALJE FLOAT 1,VALIE w,d) :
Print out the floating point number in ' \(C\) ' real format " "\%.df". If the number is too smali or too blg problerss will arise.
EXTEPNUL PFRCC IP.nUm.to.screen.g (VALIE FLOAT 1) :
Print out the lloming point number in ' \(C\) ' real format "Xg". This will use the moet appropriate format - exponent form if neceseary.
EXTERNAL PFOC Ip.nuro.to.chan (CHAN c.VALUE FLOAT 1):
Write a number to a channel. If channel is 'screen' this is equivalent to 'fp.nun.to.ecreen' . Useful for miting data to files.
EXTEPNAL PROC 1p.nUM.fror.keyboard (VAR FIOAT 1):
Read in a iloating point number. The number ie expected to begin with a digit or '.' (indicating 0 .), leading space are ignored. The number ends on a non-digit and thie character will not be avallable to subsequent reade fron the keytonard channel. The following are valid input numbers followed by the interpreted value for the input.
\(\begin{array}{llllllll}\text { nterpreted value for the input. } \\ 45.35(45.35) & 0.0004 & (0.0004) & 0 & (0.0) & 1 . & (1.0) & 124\end{array}(124.0)\)
EXIERNAL PROC Ip.num.ircm.chan (CHAN c,VAR FIOAT 1 ) :
Read a floating point nuber fron a channel ' \(c\) '. If channel is keyboard thise Read a floating point nuober from a chat.
is equivalent to 'pp.nun.ircon.keyboard'.

\section*{athematical Routine Library}

Mathematical routines from the UNIX '-1m' 11brary. These are included by specifying the 'H' ilag. They are all in alngle precision even though double precision ' C ' routines are called.
EXTERNAL PROC Ip.BLDE (VALUE FLOAT a, VAR FLOAT Tes) :
Return the aine of ' \(n\) ' in 'res'. Angles are in radians.
EXIERNAL PROC Ip.coside (VAUJE FLOAT a, VAR FLOAT res) :
Return the cosine of ' \(a\) ' in 'res'. Angles are in radians.
EXTERNAL PROC Ip.ATC.B10e (VALUE PLOAT a, VAR FLOAT rea) :
Return the arc sine of ' \(a\) ' in 'res'. Angles are in radians.
EXTIERNAL PBOC Ip.anc.cosine (VALIJE PLOAT a, VAR FLOAT rea) :
Return the arc cosine of 'a' in 'res'. Anglee are in radians. EXTEPNAL PFOC Ip.anc.tan (VALUE PLOAT a, VAR PLOAT res):

Return the arc tangent of 'a' in 'ree'. Angles are in radians. EXTERNAL PFIC IP.exp (VALUE PLOAT a, VAR FLOAT rea):
```

Roturn - to the power 's' in 'rea'.

```
EXTERNAL PBOC 1p.log (VALJE FLOAT a, VAR FLOAT res):
Natural logarithm of ' \(a\) ' in 'rea'.

EXTEPNAL PFOC Pp.aqrt (VALUS FLOAT a, VAR PLOAT ree) :
Square root of ' \(a\) ' in 'res'. Returns an occam orror if ' \(a\) ' is negntive.

The run time systern

As you raight hope when an occam program is executed it will follow the program execution until one of three things happen.

1] The program teminates
2] CTHL-C 18 pressed on the keyboard
3] An error is detected.
In the case of (2) and (3) a debus option will be displayed, this allows you to abort the program, ignore the interrupt (continue), and to restart the program again. Other options control the "-e" trace output, provide a 'system" debug option (which 18 oniy really useful to sarneone who knows their way around the complier), an option to specify wich eource file you want to debug and the 'screen animated debug'. This later option should be of most use and is described in detail in the next section.

Errors come in two types 'Fatal Errors' and just 'Errors'. it is not possible (or wise) to continue execution after the former, but the latter may be ignored if the symptom is expected.

The run time display debugger

This utility that runs under the run time systen enables users to look at the status of the processes during execution of a prograrn.

The utility requires the use of a cursor addressable teminal. The system provides selective display of the source file(s) that were complled to form the program together ofth a column showing the currentiy existing processes On those particular lines of tho source pile.
when initially entered by pressing 'CTRI-C' the program execution wlll be halted, the execution can be restarted in 'stepped mode' so that the display wll be updated every occam scheduler action.

Breakpoints and trace points can be added at selected line numbers. Break points cause the debug display to be autonaticaliy entered wen any of the process executes any of the source lines on which a break point is set. Trace points cause temporary entry into the debug display before resuming nomal execution after ifve seconds pause.

If a file has been compiled with the '-G' flag then the value of occam variabies and the status of channels can be printed. Because an occam program can have several processes running oith different values to the same identifiers (e.g, within PAR \(n=10\) FOR 7], ' \(n\) ' has a different value for each separate process) a single process must be selected as before this facility can be used. Then selected a second window within the debug display is opened and the values printed by the program are placed within it.

Stralghtforward use of the debug display will normally entail running a program and pressing CMRI-C when a dubious section of code is about to be executed and entering the debug display (' \(z\) ' command). Thereafter the coruands ' \(p\) ' to ilnd the next process, ' \(f\) ' and ' \(b\) ' might be used to see whereabouts the process is executing. The progran can then be single stepped through using the ' \(r\) ' command to start execution and ' \(s\) ' cormand to stop execution. Eventually exit of the debug displayer can be made with the ' \(x\) ' command.
There are two special markers that are used. 'y" on a ine indicates the currently selected 11 ne and ' - ' ' the currently' selected process.
The commands where practical have been made similar to those in UNIX 'vi'. (UNIX is a trademark of A.T. \& T.).

\section*{Available commands}

Koving about within the ille
4D- Move forward half a page of source text.
4 P- Move forward a page of source text.
IU- Move backwand hali a page of source text.
AB-Move backward a page of source text.
: <number> - Move to given line <number> in ille.
\(k-(\) or \(\{K)\) Move down one line.
J- (or fJ) Move up one line.
/〈string> - Find given <stri.
/<string> - Find given <string> in ille from current position.
n - Find next string occurrence for match string selected by \% \% command. \(p-\) Find the next process in the ille.

\section*{Trace/Breakpoints}
b - Add breakpoint at currently selected ine.
\(t\) - Add tracepoint at currently oelected inne.
d - Delete the trace/oreak point at the selected line.
\(c\) - Delete all the points in the current ilie.
\(C\) - Delete all the points in all the illes.
P - Print process status of the currently sel
D - Print process status of the currenty selected process
D - Deselect the current debug occam process.
S - Select the current debug occam process.
\(N\) - Select next process on the same line, if there are several processes that are shown as executing on the same line then ' \(S\) ' will make an arbitrary choice, ' \(N\) ' can be used to override this and step through the processes until the one that is desired is selected.
m - Select a symbol to display, if no symbols have been selected before then the symbol window is opened and the value of the variable or the status of a channel.
\(m\) - Repeat the previous ' \(m\) ' cormand. To find the value of the same variable name again.

Execution control
a - Abort the run.
\(r\) - Run debug display if a debus process is selected the debus display will be re-entered every time that process is rum , otherwise the debus display will be run each time any process 18 run.
>- Execute in single step mode. Only a single step 18 executed.
\(s\) - Stop the debug display from running temporarily after a ' \(r\) ' or ' \(x\) ' command.
u - Change dispiay step interval (initial step interval is 1), this permits the location of processes to be seen after ' \(n\) ' steps rather than after each and every time it is executed. Not particulariy useful.
x - Exit display debugger, program will proceed normally until a trace/break point is found or 'tC' is pressed.
\(X\) - Exit to main " menu so that progran restart, abort, flle selection or system debus can be done. Used when you wish to debug a different file or to set things going again after setting up breakpoints.

\section*{Miscellaneous}
? - print out this help infomation.
th- (or \(\dagger \mathrm{R}\) ) Redraw the current displayed information.
1- Buffer keyboard channel input text for the program.
- Print overall data about the processes currentiy executing how many are in each process status, stack use and clock time.
V - Display the occan progran's current screen output temporarily
v - Invoke the 'view' cormand on the occam source ilie (this is just like 'vi' but with read only access to the ille - 2his can be used to provide more powerful string search facilities when debugging.

\section*{Display key}

The colunn between the line number and the text is used to display the number and status of processes executing on that line. Because of the compliation these may be out by a line or two in some circumstances. Most sequential code wlll be executed as a single block - -8 a process will not move through a Sp block one step at a time necessarily.
The special symbol ' \(P\) ' does not represent a process, it indicates that a procedure has bcen called at that point. 'p' therefore represents the 'call polnt' of the procedure.

The following symbols are used to represent the various process statil :-
* - An active process - may be chosen for execution at any time.
a - Process waiting for one or more ALT guards to become TRUE.
W - Process waiting for a clock time or for input/output.
c-Process is waiting for one or more child PAR processes to teminate.
In addition break and trace points are lndicated in the column by giving a
I' for a trace point and ' \(B\) ' for a break point.
So a display of :-
```

316:3*| : occam.s ? razor

```
indicates that there are three active processes and one process vaiting input on line 316.

Keyboard and Screen input/output
Because the debug display routine is fully interactive the ecreen and keyboard data from the program can not be handied in the saree manner as nomal. Input for the keyboard must be input using the ' 1 ' ccrmand - a wole line can be input and will be buffered up for progran input in this way. Screen output should be displayed as it is produced (but a copy of it will be eent to the screen image that will redisplayed on exit irom the display debugger) or the ' \(V\) ' comand. Strings can have escapes in thea '*n' means newline. '* \(r\) ' carriage

Thls complier to the best of my knowledge (Mr.R.P. Stallard of the Department of Computer Studies, Loughborough University of Technology, U.K.) fmplements the occina language as defined in the occam programing manial published by in this ilies subject on IEW reitrictiona from different implementations feasible.
It is intended to be compatible to the IMOS booklet version and the rentice liall book definition. OCCNN, IMOS and Tranepputor are regiatered trademarks of the inmos Group of Companies.
INaS proto-occem language revistions
The following additional fertures introduced into inass occan products can now be selected by the complier flas option ' -1 '.
STOP primaltive.
TLIE charnel.
IP on linding none of the conditions TRUE STOPs.

\section*{Restrictions}

These restrictions are oither optional features nes deacribed in the published language defiaition or complier reatrictions unilkely to linit ondinary use of оccam.

No configuration section rules.
The operator ' \(\gg\) ' uses VAX shlift right operator.
Io prioritized PAR, all parallel processes have equal priority.
Manber of argucents to a procedure 1 lanited to 255 maximus.

\section*{Extonsiona}

PAR replicator count and base can be variables
A varizble number of proceseen can be created by replicated PAR.
Recursive callis to procedures permitted
A procedure can call iteplf.
Screen chansel can be used by more than one procese The special screen channel can be accesoed by any number of progras and la pot difficult to tmplemect. debugeing of occan

Multiple eource ilie compilation
Procedures and Variables can be deilned in one flle and referenced io another.
The definition is preceded by the new keyword 'LIBRARY' before 'PROC' and the definition must be at the outer level of prograd nesting. References to procedures 10 other ililes are defined by preceding 'proc' by 'ExTzPul' and replacing the 'ot' start of procedur definition by ' \(:\) ' to indicate end of definition.

\section*{File main.occ}

EXTERNAL PROC I (value n):
SEQ
f (27)

Pile sub.oce
LIBAMRY PPBC : (vilue n) -
SE9
num. to.screen ( \(0^{*} 102\) )
str.to.screen ("Enter dext"):

The two files can be corpiled by :-
occam main.oce sub.oce
occam sub.oce -1
occam main.occ sub.o to complie sub.occ separately
 vectors of variables and channels the size neod not be specified but the type must be :-

\section*{Defining ille :-}

LIBRARY CULAN network, comms [56]:
LIBRARY VAR blot [BYTE 4], spot [42]:
LIBRARY VAR FLOAT hyper,bolic [2],active (17]:

\section*{Referring lile :-}

PXTHINA, CIUN notwork, condm [! :
ETTEYNAL VAR blot [BYTE],spot [i,bolic [FLOAT]:
EXTERNL VAR FLOAT hyper, metive (] :

\section*{Floating point arithrotic}
```

The crmpiler parmits the use of floating point numbers and arithmetic
operatore. The compller uses 32 bit vax floming point throughout.
Ploating point numbers are declared by folloulfe WAn by the
flont :-
VAR PLOAT x,y,factor : - Ploating point number declaration
VAR nus, ply : - Nomal occam variables.

```
```

Floating point number constants are supported these may be in two forms
with deciral polnt or with decimal point and exponent:-
z:a 1.45
y := 2.3e-23 + 3.4e+1 - Note that the exponent must be given sign
The following operators ury be used on floating potint numbers (both
+-* /〈\rangle\langle= >= = <> - (monadic minus)
x := 1.3 + (y * factor)
x>67.8
y := -3.4
-Note use of morndic minus.

```

Paraneters to procedures must also have type set to VAR FLOAT or VALUE FIOAT - the actual parameters must be of the same type.

FROC sus (VALUE FLOAT a [],b [], VAR FLOAT TES (],VALUE \(n\) ) PAR i \(m[0\) PCR n]
res \((1):=a|1|+b[1]\) :
VAR FLOAT \(t\) [23], (45], ( \(\mathbf{2}\) [32] :
sun ( \(t, 6,7,12\) )
Floating values may be transmitted along channels - but there are no checks that the sender and receiver both expect floating point values.
Input of flomting point numbers can be carried out by calling the Iibrary routine 'ip.num. fronokeybourd' and output by the routine 'fp. num. to.screen'.
Interconversion of flouting point and integere is performed by the asigment operator :-
num : \(-x\) - Convert flonting ' \(x\) ' to integer 'num'
\(y\) :- num - Convert integer 'num' to flonting 'y
Attempts to use logical and shift operators on flouting point numbers
are flagged as errors.

Appendix D

\section*{SELECTED SYSTOLIC PROGRAMS}

-- Output a dummy result for the flowing array r.out ! FALSE

\section*{PAR}
count := count+1
s[1] := s[0]
\(\mathrm{p}[1]:=\mathrm{p}[0]\)
SEQ
\(r:=r \operatorname{AND}(s[0]=p[0])\)
if
ip = ipselect
put ( FALSE , "Error from ips number ip "):

-- This an array structure to flow the correct sequencing of the
-- comparison results out of the pattern matcher array.
-- \(\operatorname{PROC}\) flow (Chan r.in, f.in, f.out, ctl.in ) = VAR \(f[2], r, c t l\) : SEQ
f[1]: \(=\) FALSE
ctl := 0
WHILE ctl <> (-1)
SEQ
PAR

> I/O operations
f.in ? \(f[0]\)
r.in ? \(r\)
ctl.in? ctl
f.out \(f[1]\)
-- Calculation. \(\mathrm{f}[1]:=\mathrm{r}\) OR \(\mathrm{f}[0]\) :
--
-
-- Alternatively this procedure outputs, every clock pulse, a
-- string character or a dummy element to the right boundary
-- cell in the array. A control signal is, however, required
-- to be broadcasted to all the array components through the ctl
-- channels instructing them to terminate processing.(Not neces-
-- sary in a hard-soft systolic design.
--- \({ }^{\text {PROC }}\) source.string ( CHAN s.out, f.out, ctl.out[] ) =
VAR ch[2], alter, dummy :
CHAN str.in :
SEQ
open.file ("text","r",str.in)
dummy := '\$'
\(\overline{S E Q} i=[0\) FOR patlen/2]
str.in ? ANY
IF
(patlen \2) \(=0\)
--The first character to be sent must be DUMMY element.
alter \(:=\) FALSE
TRUE
--The first character to be sent must be the current
--string character.
alter : \(=\) TRUE
-_ Read the current character in ch.
str.in ? ch[1] WHILE ch[1] <> (-1)

SEQ
```

            alter
            SEQ
                    -- I/O operations.
                    PAR
                    str.in ? ch[0]
                    s.out ! ch[1]
                    f.out ! FALSE
                    PAR i = [0 FOR 2*(patlen+1) ]
                    ctl.out[i] ! ch[i]
                        calculations.
                PAR
                    alter := FALSE
                    ch[1] := ch[0]
            TRUE
            SEQ
                -- I/O operations.
                PAR
                    s.out ! dummy
                    f.out ! FALSE
                    PAR i = [0 FOR 2*(patlen+1) ]
                    ctl.out[i] ! 0
                                    calculations.
                alter := TRUE
    -- patlen+2 dummy characters are sent to the
    -- the array so that all the string is com-
    -- pletelly processed.
    SEQ i = [ 0 FOR patlen +2 ]
        PAR
            s.out ! dummy
            f.out ! FALSE
            PAR j = [0 FOR 2*(patlen+1)]
                cti.out[j] ! 0
    PAR
            s.out ! dummy
            f.out ! FALSE
            PAR j = [0 FOR 2*(patlen+1)]
                cti.out[j] ! ch[1]
            close.file (str.in):
    ```


```

-- Alternatively this procedure sends, every clock cycle, a

```
-- Alternatively this procedure sends, every clock cycle, a
-- pattern character or a dumm element to the left boundary
-- pattern character or a dumm element to the left boundary
-- cell of the array.
-- cell of the array.
PROC source.pattern ( CHAN p.out, ctl.in ) =
PROC source.pattern ( CHAN p.out, ctl.in ) =
    VAR ctl, dummy, alter, ind :
    VAR ctl, dummy, alter, ind :
    SEQ
    SEQ
        PAR
        PAR
            ctl := 0
            ctl := 0
            alter := TRUE
            alter := TRUE
            ind := 0
            ind := 0
            dummy := '\$'
            dummy := '\$'
        WHILE ctl <> (-1)
        WHILE ctl <> (-1)
            SEQ
            SEQ
                IF
                IF
                    alter
                    alter
                        -- the current pattern character is to be sent.
                        -- the current pattern character is to be sent.
                    SEQ
                    SEQ
                                I/O operations
                                I/O operations
                    PAR
                    PAR
                                    ctl.in ? ctl
                                    ctl.in ? ctl
                                    p.out ! pat[ BYTE ind+1]
                                    p.out ! pat[ BYTE ind+1]
                                    Calculation
                                    Calculation
                    PAR
```

                    PAR
    ```
                    -- the dummy element is to be sent.
                    SEQ
                    I/O operations
                PAR
                    ctl.in ? ctl
                            p.out ! dummy
            -- Calculation.
            alter := TRUE :
--
                    SINK definition
--
--
-- The sink procedure inputs a signal from the left hand flow
-- cell. However, string and pattern characters output from the
-- left and right boundary ips cells respectively are absorbed
-- the sink mainly to avoid using other type of cells than that
-- already being used. The result is analysed and and in the
_- case of a success an eventual print out is performed.
PROC sink ( CHAN s.in, p.in, f.in, ctl.in )=
    VAR ch, ctl, f, chpos:
    SEQ
                PAR
                chpos:= - 1
                ctl := 0
        WHILE ctl <> (-1)
            SEQ
                PAR
                    s.in ? ANY
                    p.in ? ANY
                    ctl.in ? ctl
                    f.in ? f
                    chpos:=chpos+1
                    -- Calculations.
                IF
                    put (chpos," Pattern found at " ) :
--
--*************** SYSTEM configuration
-- The system is specified by indicating the corresponding
-- channels that link sources, ips's and sink to form
-- the solution network .
--
PROC system =
    PAR
            source.string (s.c[patlen], f.c[patlen], ctl.c)
            source:pattern ( p.c[0], ctl.c[patlen])
            PAR i = [0 FOR patlen ]
            PAR
                ips (i,s.c[i+1],s.c[i],p.c[i],p.c[i+1],r.c[i],ctl.c[i])
                    flow (r.c[i], f.c[i+1],f.c[i], ctl.c[ patlen+(i+2)])
        sink (s.c[0], p.c[patlen], f.c[0], ctl.c[patlen+1]):
    --
--
--***************** Pattern input procedure ********************
--
PROC inp.pattern =
    VAR ch :
```

264: SEQ

265 :
266:
267:
268:
269:
270:
271:
272:
273:
274:
275:
276:
277:
278:
279:
280:
281:
282:
283:
284:
285:
286:
287:
288:
289:
290:
291:
292:
293:
294:
295:
296:
297:
298 :
299 :

- input pattern characters
str.to.screen ( " Input pattern ")
patlen:= 0
keyboard ? ch
WHILE ch 〈> '*n'
SEQ
patlen:= patlen+1
pat[BYTE patlen] := ch
screen ! pat[BYTE patlen]
keyboard ? ch
pat[BYTE 0]:= patlen
get ( ipselect, " Input a value for the selected ips " ) :
--****************** string input procedure ******************
-- This procedure opens the "string" file and reads the first
-- (patlen / 2) characters and stored them in string which is
-- used at the initialisation phase of every ips in the array.
PROC inp.string $=$
CHAN str.in :
SEQ
open.file ("text","r",str.in)
SEQ i = [0 for patlen/2]
str.in ? string [ BYTE i+1]
string [ BYTE 0]:= patlen / 2 close.file (str.in) :
--

SEQ
inp.pattern
inp.string
system

$s[1]:=s[0]$
$\mathrm{p}[1]:=\mathrm{p}[0]$
count : $=$ count +1
$r:=r \operatorname{AND}(s[0]=p[0]):$
--
--*************** DELAY definition ***************************
-- This procedure delays the patern character stream by a
-- single cycle
PROC delay ( CHAN p.in, p.out, ctl.in $)=$
VAR $\mathrm{p}[2]$, ctl :
SEQ
ctl $:=0$
$\mathrm{p}[1]:=0$
WHILE ctl 〈> ( -1 )
SEQ

--
--*************** FLOW for results
-. This procedure is a cell helping to flow out results
-- of the pattern matcher array in a correct sequencing.
PROC flow ( CHAN r.in, f.in, f.out, ctl.in ) $=$ VAR $f[2], r$, ctl : SEQ
$\mathrm{f}[1]:=$ FALSE
ct1 $:=0$
WHILE ctl <> ( -1 )
SEQ
PAR
$\bar{f}$ in $f[0] \quad$ I/O opeation
f.in ? $\mathrm{f}[0]$
r.in ? $r$
ctl.in 3 ctl
f.out : f[1]
$\bar{f}[1]:=f[0]$ OR $r$ :

```
--**************** SOURCE definition *******************************
    -- This procedure outputs every clock pulse a string character
    -- and a true signal ,used in the result, to the left boundary
    -- cell in the array. A control signal is, however, required
    -- be broadcasted to all the array components ( ctl channel
    -- array ) to terminate processing. ( In a hard design this
    -- is not necessary).
    PROC source ( CHAN s.out, p.out, f.out, ctl.out[] ) =
    VAR ch, ind :
    CHAN str.in :
    SEQ
                -- input string characters
                ch := 0
                ind := 0
                open.file ("text","r",str.in)
                WHILE ch <> (-1)
```

133: 134: 135: 136:
137:
138:
139:
140 :
141:
142:
143:
144:
145:
146:
147:
148:
149 :
150:
151:
152:
153:
154:
155:
156 :
157:
158 :
159 :
160:
161:
162 :
163:
164:
165:
$166:$
167:
168 :
$169:$
170:
171:
172:
173:
174 :
175:
176:
177:
178:
179:
180:
181:
182:
183:
184 :
$185:$
186:
187:
188 :

189: --
190:
191:
192:
193:
194 :
195 :
SEQ
I/O operations.
PAR
str.in ? ch
p.out l pat[ BYTE ind+1]
f.out ! FALSE
-- calculations.
PAR
s.out ! ch
ind := (ind+1)/patlen
PAR i = [0 for (2*patlen)+1 ]
ctl.out[i] ! ch
close.file (str.in):
--
--***************** SINK definition
--
--The sink procedure inputs two data, a string character from
--the right end delay cell, a result from the right end ips and
--a control signal from the source. The result is analysed and
--and in a successful case an eventual print out is performed.
PROC sink ( CHAN s.in, p.in, f.in, ctl.in) =
VAR ch, ctl, f, chpos:
SEQ
chpos:= -(2*patlen)
ctl := 0
WHILE ctl <> (-1)
SEQ
PAR
s.in ? ANY
p.in ? ANY
ctl.in ? ctl
f.in ? f
chpos:=chpos+1
-- Calculations.
IF
f
put (chpos," Pattern found at " ) :
--
--*************** SYSTEM configuration
-- The system is specified by indicating the corresponding
-- channels that link source, ips's ,delay and sink to form
-- the solution network .
PROC system =
PAR
source (s.c[0], p.c[0], f.c[0], ctl.c)
PAR i = [0 FOR patlen ]
PAR
ips (i,s.c[i],s.c[i+1],p.c[2*i],p.c[(2*i)+1],r.c[i],
ctl.c[(2*i)+1])
delay ( p.c[(2*i)+1], p.c[2*(i+1)], ctl.c[(2*i)+1])
flow (r.c[i],f.c[i],f.c[i+1], ctl.c[(2*patlen)+(i+2)])
sink (s.c[patien],p.c[2*patlen], f.c[patien],
ctl:c[(2*patlen)+1]):
--
--
--****************** Pattern input procedure ********************
PROC inp.pattern =

```

VAR ch :
SEQ
str.to.screen (" Input pattern ")
patlen:- 0
keyboard ? ch
WHILE Ch 〈> '*n'
SEQ
patlen: \(=\) patlen+1
pat[BYTE patlen] := ch
screen ! pat[BYTE patlen]
keyboard ? ch
pat[BYTE 0]:= patlen :
-_********************* MAIN program
SEQ
inp.pattern system
    --
    -- \langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle
        Pattern Matcher Soft-systolic Algorithm
        Model B1 ( si' s are broadcasted)
        \langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle
        -- Si's, the input string characters, are broadcasted to all
        -- ips ( Comparator and accumulator cell ), ri's, the result
        -- of a single character comparison, move systlically left to
        -- right through the ips cells and pi' s,the pattern characters
        -- stay. Pi' s are initially preloaded in the cells.
    EXTERNAL PROC open.file ( VALUE path.name [], access [],
                        CHAN io.chan) :
    EXTERNAL PROC close.file ( CHAN io.chan ) :
    EXTERNAL PROC put ( VALUE n, s[]) :
    EXTERNAL PROC get ( var v, value s[] ) :
    external proc get.n ( VAR vll, VALUE n, s[] ) :
    EXTERNAL PROC str.to.screen ( VALUE s[]) :
    -- Define maximum pattern length.
    DEF mo = 15:
                    Declare pattern storage.
    VAR pat [ BYTE mol :
    -- Actual parameters.
    VAR patlen :
                    Define all the system channels.
    CHAN s.c [mO+1], r.c [mo+1]:
    --*************** IPS cell definition **************************
    proc ips ( value ip, CHAN sin, rin, rout)=
        VAR p, r[2], ch:
        SEQ
            -- Preload a pattern character
            PAR
                p:= pat[ BYTE (ip+1)]
                r[1] := FALSE
                ch:= 0
        WHILE ch <> (-1)
            SEQ
                                Input/output operations.
                    P-
                    sin ? ch
                rin ? r[0]
                rout ! r[1]
            -- r[1]:mr[0] AND ( ch ch=p):
    --
    _-**************** SOURCE definition
    --
    --Broadcasts, character per character, a string of character to
    --all the ips cells and a TRUE signal to the left boundary
    --cell of the array. ( This marks the start of a substring
    --from the input string.).
    --
    PROC source.string ( CHAN s.out[], r.out ) =
        VAR ch :
        CHAN str.in :
```

```
            -- input string characters
            open.file ("text","r",str.in)
            ch := 0
            WHILE ch <> (-1)
                SEQ
                --
                str.in ? ch
                PAR
                    PAR j = { 0 FOR (patlen+1) ]
                    s.out [j] ! ch
                -- Output the test accumulator.
                r.out ! TRUE
        close.file (str.in):
--
--***************** SINK definition
--
--
-- Gets as input a matching result from the right end cell and
-- depending the success of the search, outputs the pattern
-- position in the string.
PROC sink ( CHAN s.in, r.in ) =
    VAR ch, r, chpos:
    SEQ
            chpos:= -patlen
            ch := 0
        WHILE ch <> (-1)
            SEQ
                --
                    s.in ? ch
                    r.in ? r
                    chpos:=chpos+1
                    --
                    IF
                    put (chpos," Pattern found at " ) :
--
--************** SYSTEM configuration
-- The system procedure identifies all the connecting channels
-- That link all the array components in order to form the
-- required solution network.
PROC system =
        PAR
            source.string ( s.c, r.c[0] )
            PAR i = [0 FOR patlen ]
            ips (i, s.c[i], r.c[i], r.c[i+1] )
        sink ( s.c[patlen], r.c[patlen] ):
--******************** Patern input procedure *********************
--
PROC inp.pattern =
    VAR ch :
    SEQ
            -- input pattern characters
            str.to.screen ( " Input pattern ")
            patlen:= 0
            keyboard ? ch
            WHILE ch <> '*n'
                SEQ
                    patlen:= patlen+1
                    pat[BYTE patlen] := ch
```

screen ! pat[Byte patlen]
keyboard ? ch pat[BYTE 0]:= patlen :

MAIN program
SEQ
inp.pattern system

```
    --
    --\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle
    -- Pattern Matcher Soft-systolic Algorithm
                            Model B2 ( Broadcasting si' s )
--\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle+\langle\rangle\langle\rangle
-- si's, the input string characters, are broadcasted to all
-- ips ( Comparator and accumulator cell ), ri' s, the tempora-
-- liy stored result of a partial comparison, are output cycli-
-- cally one at a time and, the pattern characters, pi' s move
-- cyclically from left to rigth.
EXTERNAL PROC open.file ( VALUE path.name [], access [],
                                    CHAN io.chan) :
    EXTERNAL PROC close.file ( CHAN io.chan ) :
    external proc put ( value n, s[] ) :
    EXTERNAL PROC get ( VAR v, VALUE s[] ) :
    EXTERNAL PROC get.n ( VAR v[], VALUE n, s[] ) :
    EXTERNAL PROC str.to.screen ( VALUE s[] ) :
    -- Define maximum pattern length.
    DEF mo = 15:
                                Declare pattern storage.
VAR pat [ BYTE mo] :
-- Actual parameters.
VAR patlen :
                                    Define all the system channels.
CHAN s.c [mo+1], r.c [mo+1], p.c[mo+1] :
--*************** IPS cell definition *****************************
--
PROC ips ( VALUE ip, CHAN s.in, p.in, p.out, r.out )=
    VAR p[2], r, ch, count :
        SEQ
                                    Global initializations.
            PAR
                p[0] := 0
                r := FALSE
                p[1] := pat[ BYTE (patlen-ip)]
                ch := 0
                count := patlen - ip
        WHILE ch <> (-1)
                SEQ
                -- Input/output operations.
                    PAR
                    s.in ? ch
                p.in 3 p[0]
                p.out ! p[1]
                IF
                    (count \ patlen)=0
                        SEQ
                                    r.out ! r
                                    r := TRUE
                P-
                    count := count + 1
                p[1]:= p[0]
                r := r AND ( ch = plo]):
            --
        --*************** SOURCE definition
        --
```


## 128 :

    -- Broadcasts, character per character, a string of character
    -- to all the ips cells and the sink also.
    PROC source.string ( CHAN s.out[] ) =
        VAR ch :
        CHAN str.in :
        SEQ
            - input string characters
            open.file ("text","r",str.in)
            ch :=0
            WHILE ch <> (-1)
                SEQ
                    I/O operations.
                    str.in 3 ch
                    PAR \(j=[0\) FOR (patlen+1) \(]\)
                    s.out [j] ! ch
        close.file (str.in):
    --****************** SINK definition
    -- Gets from the input channels "TRUE" and "FALSE" signals
    -- outputs to the screen the position of the pattern in the
    -- string every time it gets a "TRUE" signal.
    PROC sink ( CHAN s.in, r.inl] ) =
        VAR ch, \(r\), chpos:
        SEQ
            chpos := -patlen
            ch := 0
            WHILE Ch <> (-1)
                SEQ
                                    I/O operations.
                PAR
                    s.in ? ch
                    chpos:=chpos+1
                    ALT \(i=[0\) FOR patlen \(]\)
                        r.in[i] ? r
                        SKIP
                                    Calculations.
                IF
                    r
                    SEQ
                        put (chpos," pattern found at " ) :
    --*************** SYSTEM Configuration
    -- The system is specified by indicating the corresponding
    -- channels linking source, ips' \(s\) and the sink in a network.
    PROC system \(=\)
    VAR ind :
    SEQ
        ind := patlen-1
        PAR
            source.string (s.c )
            PAR \(i=[0\) FOR ind \(]\)
                    ips (i, s.c[i], p.c[i], p.c[i+1], r.c[i])
                                    cell linkage to form the loop.
            ips (ind, s.c[ind], p.c[ind], p.c[0], r.c[ind])
            sink (s.c[patlen], r.c ):
    ```
PROC inp.pattern =
    VAR ch :
    SEQ
                                    input pattern characters
        str.to.screen (" Input pattern ")
        patlen:= 0
        keyboard ? ch
        WHILE ch <> '*n'
            SEQ
                patlen:= patlen+1
                    pat[BYTE patlen] := ch
                    screen ! pat[BYTE patlen]
                    keyboard ? ch
        pat[BYTE 0]:= patlen :
    ー一********************* MAIN program
    SEQ
        inp.pattern
        system
```



```
－－This procedure broadcasts every cycle a character from the
－－input string to all the ips cells in the array．Also a contr－
－－ol signal is required to be broadcasted to the array elements
－－instructing them when to terminate processing．（this is not
－－neccessay for the hardware implementation of this design．）
```


## ーー

```
ROC source ( CHAN s.out, ctl.out[] ) =
```

ROC source ( CHAN s.out, ctl.out[] ) =
VAR ch :
CHAN str.in :
SEQ
- input string characters
ch := 0
open.file ("text","r",str.in)
SEQ i = [ 0 FOR patlen -1]
str.in ? ANY
WHILE ch <> (-1)
SEQ

| str．in $? ~ c h ~$ | I／O operations． |
| :--- | :--- |
| calculations． |  |

                    PAR
                    s.out ! ch
                    PAR \(\mathrm{i}=[0\) for patlen +2\(]\)
                    ctl.out[i] ! ch
            close.file (str.in):
    .
--****************** ADDER cell definition
--Gets as input all the single character comparison results from
--every ips in the array. These are fanned-in and summed up in
--this procedure.
PROC adder (CHAN r.in(l, r.out, ctl.in ) $=$
VAR ctl, r[mol, res :
SEQ
ctl : : 0
res := FALSE
WHILE ctl <> (-1)
SEQ
PAR
ctl.in ? ctl
PAR $\mathrm{i}=[0$ FOR patlen]
r.in[i] ? r[i]
r.out ! res
calcualtion.
SEQ
res := TRUE
SEQ $i=[0$ FOR patlen]
res := res AND r[i] :

```

```

        --
    -- This procedure which gets the result output from the ADDER
    -- prints the actual location in the string in the case of a
    -- pattern match.
    PROC sink ( CHAN s.in, r.in, ctl.in) \(=\)
        VAR ctl, \(r\), chpos:
        SEQ
            chpos: \(=-2\)
            cti :=0
            WHILE ctl 〈> (-1)
                SEQ
                        --
    ```
calcualtion．
I／O operations
calcualtion．
        PAR
            ctl.in 3 ctl
            r.in? r
                    s.in ? ANY
            chpos:mehpos+1
        --
                                    Calculations.
        IF
            put (chpos," Pattern found at " ) :
            --**************** SYSTEM configuration
            -- The system is specified by indicating the corresponding
            -- channels that link source, ips's , adder and sink to form
            -- the solution network .
    --
    PROC system \(=\)
        PAR
            source ( s.c[0], ctl.c)
            PAR \(i=[0\) FOR patlen \(]\)
                    ips (i, s.c[i], s.c[i+1], r.c[i], ctl.c[i])
        adder ( r.c, r.c[patlen], ctl.c[patien])
        sink (s.c[patlen], r.c[patlen], ctl.c[patlen+1]):
    --
    --
    PROC inp.pattern =
        VAR ch :
        SEQ
            -- input pattern characters
            str.to.screen ( " Input pattern ")
            patlen:= 0
            keyboard ? ch
            WHILE ch <> '*n'
                    SEQ
                    patlen: \(=\) patlen+1
                    pat[BYTE patlen] := ch
                    screen ! pat(BYTE patlen]
                    keyboard ? ch
            pat(BYTE 0):= patlen :
        --*************** string input procedure
        - This procedure open the string file and read the first patlen
        -- characters in str which is used at the initialisation phase
        -- of the ips's.
        PROC inp.string \(=\)
            CHAN str.in :
        SEQ
            open.file ("text","r",str.in)
            SEQ \(i=[0\) for patlen-1]
            str.in ? str [ BYTE i+1]
        str[ BYTE 0 ]:= patlen-1
        close.file (str.in) :
        --
        --********************* MAIN program
        SEQ
            inp.pattern
            inp.string
            system


67:
68 :
69 :
\(70:\)
71:
72:
73:
74 :
75:
76:
77:
\(78:\)
79:
80:
81:
82 :
83:
84:
85:
86 :
87:
88:
89:
90:
91:
92:
93:
94 :
95:
96:
97:
98:
99:
100:
101:
102:
103:
104:
105:
106:
107:
108:
109:
110:
111:
112:
113:
114:
115:
116:
117:
118:
119:
120:
121:
122:
123:
124:
125:
126:
127:
128 :
129:
130:
```

- 

--*************** SOURCE definition *****************************
--
--This procedure outputs a string character to the left boundary
--cell in the array. A control signal is, however, required to b
--broadcasted to the fan-in and the sink ( ctl channel array )
--to terminate processing. ( In a hard design this is not
--necessary).
PROC source.string ( CHAN s.out, ctl.out[] ) =
VAR ch :
CHAN str.in :
SEQ
-- input string characters
ch := 0
open.file ("text","r",str.in)
SEQ i = [ 0 FOR patlen -1]
str.in ? ch
WHILE ch <> (-1)
SEQ
-- I/O operations.
str.in ? ch
PAR
s.out ! ch
PAR i = [0 for 2*patlen ]
ctl.out[i] ! ch
close.file (str.in):
--
--****************** FAN-IN cell definition
--Gets as input two single character comparison results and then
--summed them up using the AND operation before outputting the
--corresponding result.
PROC fan.in (CHAN r.in1, r.in2, r.out, ctl.in ) =
VAR ctl, r, r1, r2 :
SEQ
ct1 := 0
r := FALSE
WHILE ctl <> (-1)
SEQ
I/O operations
PAR
ctl.in ? ctl
r.in1 ? r1
r.in2 ? r2
r.out ! r
r := r1 AND r2 :
calculation.
--
--***************** SINK definition *****************************
--
-- Gets as input a signal from the bottom FAN-IN cell in the
-- the tree structure. If the signal is true ( a successful
-- search ) then the exact position of the current pattern
-- occurrence in the input string is ouput.
PROC sink ( CHAN r.in, s.in, ctl.in) =
VAR ch, ctl, r, chpos:
SEQ

```

131 :
132:
133:
134:
135:
136:
137:
138:
139:
140:
141:
142:
143:
144 :
145:
146:
147:
148:
149:
150:
151:
152:
153:
154 :
155:
156:
157:
158 :
159:
160 :
161:
162:
163:
164:
165:
166:
167:
168:
169:
170:
171:
172:
173:
174:
175:
176:
177:
178:
179:
180 :
181:
182:
183 :
184 :
185 :
186:
187:
188:
189:
190:
191:
192:
193:
194:
195:
```

        chpos:= -(lopat+1)
        ctl := 0
        WHILE ctl <> (-1)
            SEQ
                -- I/O operations.
                PAR
                    chpos:=chpos+1
                ctl.in ? ctl
                r.in? r
                s.in ? ch
                _--in ? ch Calculations.
                IF
                    put (chpos," Pattern found at " ) :
    --
--**************** SYSTEM configuration
-- The system is specified by indicating the corresponding
-- channels that link source, ips's ,fan-in and sink to form
-- the solution network .
PROC system =
PAR
source.string ( s.c[0], ctl.c )
PAR i = [0 FOR patlen ]
ips (i, s.c[i], s.c[i+1], r.c[i], ctl.c[i] )
PAR j = [0 FOR patlen-1 ]
fan.in (r,c[2*j],r.c[(2*j)+1],r.c[patlen+j],
ct1.c{patlen+j])
sink (r.c[2*(patlen-1)],s.c[patlen],ctl.c[(2*patlen)-1]):

```
```

--

```
--
--****************** Pattern input procedure
--****************** Pattern input procedure
PROC inp.pattern =
PROC inp.pattern =
    VAR ch :
    VAR ch :
    SEQ
    SEQ
                                    input pattern characters
                                    input pattern characters
        str.to.screen ( " Input pattern ")
        str.to.screen ( " Input pattern ")
        patlen:= 0
        patlen:= 0
        keyboard ? ch
        keyboard ? ch
        WHILE ch <> '*n'
        WHILE ch <> '*n'
            SEQ
            SEQ
                    patlen:= patlen+1
                    patlen:= patlen+1
                    pat[BYTE patlen] := ch
                    pat[BYTE patlen] := ch
                    screen ! pat[BYTE patlen]
                    screen ! pat[BYTE patlen]
                    keyboard ? ch
                    keyboard ? ch
        put (patlen," Please enter Log2 of this value : ")
        put (patlen," Please enter Log2 of this value : ")
        get (lopat, " Thank you ")
        get (lopat, " Thank you ")
        pat[BYTE 0]:= patlen :
        pat[BYTE 0]:= patlen :
    --******************** string input procedure ********************
    --******************** string input procedure ********************
    --This procedure open the string file and read the first patlen
    --This procedure open the string file and read the first patlen
    --characters in str which is used at the initialisation phase
    --characters in str which is used at the initialisation phase
    --of the ips's.
    --of the ips's.
    PROC inp.string =
    PROC inp.string =
    CHAN str.in :
    CHAN str.in :
    SEQ
    SEQ
        open.file ("text","r",str.in)
        open.file ("text","r",str.in)
        SEQ i = [0 for patlen]
        SEQ i = [0 for patlen]
            str.in ? str [ BYTE i+1]
            str.in ? str [ BYTE i+1]
            str[ BYTE 0 ] :m patlen
            str[ BYTE 0 ] :m patlen
            close.file (str.in):
```

            close.file (str.in):
    ```

196 :
 SEQ
inp.pattern inp.string system```


[^0]:    1. Using a descriptive notation for differentiating between computers is much analogous to writing chemical formula. However unlike any chemical atom, a component, such as the execution unit, may have several different types (integer, floating-point, pipelined, bit-serial etc).
[^1]:    1. The first delivery was made to the Los Alamos Scientific Laboratory, New Mexico in February 1976.
[^2]:    1. The fact that the machine is called an array processor does not mean that it is composed of an array of processons.
[^3]:    1. This computer was preceded by the AP-190L which is an enhanced version of AP-120B, with more memory.
[^4]:    * Currently implemented on the Nepture system

[^5]:    * This has been currently superseded by two more powerful commands, the 'XPFCLD and XPFCLX commands.

[^6]:    * The so-called TCB's - 'Task Control Blocks'

[^7]:    * It is 15 bits+1 sign bit, i.e. $2^{15}-1=32767$ possible parallel paths per DOPAR block

[^8]:    * For a set of N records this probability is equal to $1 / \mathrm{N}$.

[^9]:    * XPFCLS produces a sequential load program where the shared data will be loaded in the shared memory. XPFCLN produces a similar sequential program as XPFCLS except that the shared data will be considered as local and loaded in the local memory

[^10]:    * The analysis of the case when the search is unsuccessful is a straightforward operation.

[^11]:    * When the speed-up exceeds the number of processors used (see [Quinn 1987] for a discussion and examples of algorithms that achieve a superlinear speed-up.

[^12]:    * Producing records of variable lengths which prevent the use of the binary search

[^13]:    * Other parameters such as those reported in [Evans 1983] are neglected because they have no significant effect on the performance of the algorithms for large sets. (See Figures 6.6(a) and 6.6(b) comparing the theoretical speed-up of the PQ algorithms from 2 models, a 6-parameter and 1-parameter model, and from the experiments).

[^14]:    * A 2D graph is termed planar if it can be drawn on the plan with no axes intersecting at places other than nodes

[^15]:    * This language is named after the medieval philosopher who pioneered the idea of Occam's razor, a sharp intellectual instrument used to cut away all superfluous details in a system.

[^16]:    * Bearing in mind that broadcasting over long distances could develop clock skews and that data cannot be synchronised

[^17]:    * Backing up the string in the case of a mismatched character is thus avoided

[^18]:    Figure 7.26: Soft-systolic pattern matcher array (a) and celi (b), where $p_{i}$ 's Stay, $s_{i}$ 's move systolically and $R_{i}$ 's ape formed through the fan-in of results from all the cells

